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Abstract 
 This project consisted of the design, construction, and comparison testing of two 
implementations of analog pulse-width modulation Class D audio amplifiers. The main goal of the 
project was to maximize the efficiency of the amplifier designs while maintaining a high-power, low-
noise output signal. PCB testing confirmed that the amplifiers met our goals of greater than 90% 
efficiency, less than 1% total harmonic distortion and greater than 50 W output power. 
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1. Background 
1.1. What is Class D? 
Class D audio amplifiers are used to amplify audio signals. They are sometimes called switching 
amplifiers, as they contain switches which play a key role in the amplification of the signal. The amplified 
signal is filtered to smooth out the audio, removing any undesired noise.  
Class D amplifiers use modulation techniques to convert the input signal to a sequence of 
pulses. A pulse frequency of greater than ten times the highest frequency in the input signal is typically 
used. The output pulses have a fixed amplitude, allowing the transistors to switch on and off quickly. 
The result of this is significantly smaller power dissipation compared to linear audio amplifiers. Class D 
amplifiers have a theoretical efficiency of 100%, but efficiencies in the range of 80% to 95% are common 
[1]. 
Figure 1.1 shows the schematic of a typical class D amplifier [2]. The input signal is compared to 
a triangle wave, producing a square wave. This square wave is the input for the switching controller and 
output stage which drives the controller. For an analog Class D, the input signal information is encoded 
into the width of the square wave pulses. 
 
Figure 1.1 Class D Diagram 
One disadvantage of high-power Class D is the need for a filter. A LC filter will significantly add 
cost and board space to a design. In low-power devices, the filter can cost more than the rest of the 
                                                          
[1] (Moreno, 2005) 
[2] http://upload.wikimedia.org/wikipedia/en/4/4c/Pwm_amp.svg 
2 
amplifier circuit, making it a poor investment. A filter-less design can be used to address this concern, no 
filter leads to smaller board space and less cost. Unfortunately, a filter-less design can also lead to 
unwanted electromagnetic interference, or EMI [3]. 
1.1.1. Other Classes    
Other classes of audio amplifiers have their strengths and weaknesses as well. While there are 
over ten classes of electronic amplifiers, the three most common audio amplifier classes, in addition to 
class D, are: A, B, and AB [4]. 
Class A amplifiers utilize the whole input signal so that the output is a scaled-up version of input. 
The transistor is biased so the device is always conducting. If there is no input, power is still drawn from 
the power supply. This is a major loss of power, and the main reason for Class A’s inefficiency. A 
maximum of 50% efficiency is theoretically possible, although typical values range from 20% to 50%. 
Figure 1.2 displays a typical Class A amplifier [5]: 
 
Figure 1.2 Class A Diagram 
 
  
                                                          
[3] (Gaalaas, Sound advice on Class D audio amps designs, 2007) 
[4] (Electronic Amplifier, 2007) 
[5] http://upload.wikimedia.org/wikipedia/en/9/9b/Electronic_Amplifier_Class_A.png 
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Class B amplifiers amplify only half of the input wave. The transistor is switched off half the 
time, stopping all power loss during that time. This creates distortion, but also increases efficiency 
compared to Class A. Class B amplifiers’ efficiency are much higher than Class A, up to a theoretical 
78.5%. Figure 1.3 shows the functionality of a Class B amplifier [6]: 
 
 
Figure 1.3 Class B Diagram 
A “push-pull” configuration, shown in Figure 1.4 can be used to increase efficiency. 
Complimentary devices are uses to amplify opposite halves of the input and recombine them at the 
output [7]. One drawback of this configuration is the creation of crossover distortion, an undesired 
output created at the point where the amplifier switches between the two devices. 
 
 
Figure 1.4 Class B Push-Pull Configuration with Crossover Distortion 
                                                          
[6] http://upload.wikimedia.org/wikipedia/en/b/b6/Electronic_Amplifier_Class_B_fixed.png 
[7] http://en.wikipedia.org/wiki/Image:Crossover_distortion.png 
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Class AB amplifiers have characteristics of both Class A and Class B amplifiers. As shown in 
Figure 1.5, the output is non-zero for the negative half of the waves [8]. This is implemented by biasing 
the device on, instead of off, while it is not in use. When connected in a push-pull configuration, 
crossover distortion is reduced due to the devices non-zero value when not in use. This technique 
provides the output with anywhere from 50% to 100% of the input signal. Because the devices are non-
zero for half of the waveform, class AB has less efficiency than class B; therefore it has a theoretical 
efficiency less than 78.5%. Common class AB amplifiers have efficiencies between 35–55% [9]. 
 
Figure 1.5 Class AB Diagram 
1.1.2. Common applications 
 Class D amplifiers can be found in any market demanding small size, low standby current, and 
high power efficiency. Power consumption decreases battery life and play time in portable applications. 
New amplifier circuits are being designed for cell phones, hearing aids, personal digital assistants (PDAs), 
and other battery powered devices with audio capabilities [10]. 
There is a market for high efficiency automotive audio as well. High efficiency is desired for 
enthusiast automotive applications due to the high power demand (sometimes over 1000 watts) and 
limited power supply. The greater efficiency allows the amplifier to run much cooler without extra fans 
or ventilation to prevent overheating. 
                                                          
[8] http://www.uoguelph.ca/~antoon/tutorial/xtor/xtor1/1fig5.gif 
[9] (Amplifier, 2007) 
[10] (Lynch, 2001) 
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Home audio does not have as much need for energy efficient devices as the portable or 
automotive markets. This is due to the relatively low cost of electricity in homes. Class D amplifiers are 
used in some home audio devices, but the portable and automotive markets are far larger. 
1.1.3. Market Share 
As of January 2006, there are at least 108 varieties of Class D audio integrated circuits. The four 
major manufactures of Class D ICs are [11]: 
 Texas Instruments – 41% of market share 
 Phillips – 14% of market share 
 Maxim – 13% of market share 
 National Semiconductor – 11% of market share 
All of these major manufacturers offer Class D amplifiers in single-chip IC solutions which are then sold 
to manufacturers of electronic devices. The small size and low cost of these chips make them attractive 
but not very user-friendly for the Do-It-Yourself electronic hobbyist. However, test boards and Class D 
amplifier “kits” are also available for end users.   
1.2. Design Considerations 
This section is a survey of available technologies for each fundamental stage of a Class D 
amplifier product. Where applicable, charts and figures are included to summarize and compare various 
techniques or concepts. One of the critical stages of any new product design is the research done to 
understand current market trends and what technologies are commonly implemented in currently 
available products. Many of the design specifications stated in Section 2 were decided upon based on 
the design considerations documented here.  
1.2.1. Half Bridge vs. Full Bridge 
One of the critical decisions that must be made for a Class D amplifier design is the choice of the 
output power stage. This choice defines how the power flows from the amplifier to the load, and also 
defines the level of switching (two or three-level) that can be used. The half-bridge stage ties the load 
between two voltage levels. The PWM signal drives the two switches depending on the duty cycle 
                                                          
[11] (Class D Audio Amplifier IC Market Report 2005-2006, 2006) 
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output by the PWM stage. The two switches can be connected to V+ and Ground, or V+ and V- in a dual-
supply application. Figure 1.6 shows an example of a half-bridge configuration.  
 
Figure 1.6 Half Bridge With Connected Load Schematic 
The half-bridge configuration is attractive for several reasons. Firstly, the half-bridge can achieve 
efficiency levels of greater than 90% in low power applications, partly due to the low switching losses. 
Having two power switches also saves valuable PCB space in a low-power design such as a portable 
media player or laptop where space is a significant factor in component selection. Furthermore, overall 
component costs are kept low with a half-bridge due to the fact that only two switches and a single filter 
is required at the output [12]. 
 Despite its many advantages, the half bridge is not an ideal solution. Due to the nature of the 
two-level switching, when under single supply operation the load experiences a DC offset consisting of 
the average of the switching from the supply voltage and ground level. The solution to this, placing DC 
blocking capacitors to shield the load, is bulky, adds component costs, and may increase distortion in the 
output signal due to the filtering nature of capacitors. When operating from dual supply rails, the 
switches must idle at a 50% duty cycle when the output is near zero in order to achieve an average 
voltage level of zero at the load. This results in unnecessary switching near the zero crossing that wastes 
power. Lastly, the flow of power in the half-bridge results in a “pumping” effect that causes variations 
and spikes in the supply voltage.  
                                                          
[12] (Maxim Engineering Journal Vol. #59, 2007) 
VCC
 PWM
Output
R_LOAD
SW1
SW2
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A full bridge, on the other hand, consists of a load connected between two pairs of switches. 
This configuration is also called Bridge-Tied Load, or BTL for short. Using four switches allows 3-level 
PWM (the load can be connected to V+, V-, or Ground) which results in power savings, since the drive 
stage doesn’t have to idle at 50% duty cycle when the audio signal is small. The full bridge configuration 
is displayed in Figure 1.7.  
 
Figure 1.7 Example BTL configuration 
  Why is the full bridge a popular alternative? To begin, the Class D full bridge has significantly 
higher efficiency than its Class AB BTL counterpart. While overall efficiency is slightly lower than the half 
bridge for high-power applications, at low power levels (under 10 W) the two are relatively close [13]. 
The full bridge design also enables the designer to implement three-level switching, further reducing 
switching losses compared to the half bridge.   
  
                                                          
[13] (Maxim Engineering Journal Vol. #59, 2007) 
VCC
PWM
Output
R_LOAD
SW1
SW2
SW3
SW4
1 3
2 4
1
2
3
4
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The full bridge can also achieve twice the output voltage swing of the half bridge when the load 
is driven differentially. This results in the ability to theoretically deliver four times the power using the 
same supply [14]. For portable applications, the ability to deliver more power while keeping switching 
losses low makes the full bridge a favorable option.  
1.2.2. Two-level vs. Three-level PWM 
One important design choice for Class D amplifiers is the decision to include multi-level 
switching. In a typical two-level application, the load may experience one of two voltage levels. In a 
single-supply half-bridge design, therefore, the load will experience a DC average voltage equal to half 
the supply voltage for a 50% duty cycle (zero-input situation). For a full-bridge two-level design, the load 
will not experience a DC offset, but the unnecessary switching at 50% duty cycle remains.  
A three-level (full bridge) switching scheme allows the designer to apply three voltage levels to 
the load: the positive and negative supply voltage or ground (zero voltage). This scheme has the 
additional benefit of minimizing the switching losses in the power MOSFETs for input voltages near zero 
where the duty cycle would otherwise be near 50%. 
1.3. MOSFETs vs. BJTs 
Another important decision to be made for our design is to choose switches for the power output 
stage of the amplifier. Due to the nature of Class D technology (see Section 1.1), several requirements 
for the switches are immediately apparent: 
 Fast switching time 
 Low ON resistance 
 Low gate driving current 
 High current delivery capability 
 Large reverse voltage tolerance 
According to Eric Gaalaas, the selection of a switch is often a balance between power losses 
resulting from the ON resistance and power losses resulting from gate capacitance [15]. Switching losses 
caused by the charge and discharge of gate capacitances increase proportionally with switching 
frequency. This means that higher switching frequencies are not necessarily better for efficiency, even if 
                                                          
[14]  (Maxim Engineering Journal Vol. #59, 2007) 
[15]  (Gaalaas, Class D Audio Amplifiers: What, Why, and How, 2007) 
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they reduce the component size of the output filter. For a Class D amplifier, the switching speeds will be 
well in excess of the Nyquist rate for the input audio signal; therefore, for an audio band defined up to 
20 kHz, the switching frequency must be at least 40 kHz for the amplifier to operate at all. 
Manufacturers typically attempt to minimize the  product for each switch in order to achieve 
maximum power savings.  
While MOSFETs have replaced BJTs in many applications due to their fast switching times, in the 
world of consumer audio things are slightly different. BJTs are commonly used in Class A and Class AB 
amplifiers for their large current handling capabilities and “warm sound”. MOSFETs also have fast 
switching times, often in the nanosecond range for modern devices. MOSFETs are often preferred for 
applications involving high power due to their ability to withstand simultaneous application of high 
voltage and high current without breakdown [16]. In high frequency applications, however, BJTs are 
sometimes selected due to their low gate capacitance, which means that they may be driven at high 
frequencies by devices which cannot source significant amounts of current [17]. This makes BJTs an 
attractive option for very-high-frequency applications such as wireless communications.  
While Bipolar Junction Transistors can handle higher collector-emitter currents than MOSFETs, 
they are by their nature current-controlled devices. The current flow from collector to emitter is 
proportional to the small current flowing from base to emitter. This means that turning on a BJT 
requires current to be flowing between the base-emitter junction, which typically has a forward voltage 
drop of approximately 0.7 V. The current flow results in power loss, especially when the BJT is used as an 
amplifier and the turn-on current must be supplied almost continually to the switch.  
In contrast to the BJT, the MOSFET is not a current-controlled switch. Rather than supplying a 
base-emitter current to turn on the device, when driving a MOSFET the tiny gate capacitance must be 
charged by a voltage at the gate (voltage-controlled switch). While the charging and discharging of the 
gate capacitance results in power losses, these losses are significantly smaller than the power dissipated 
by a Bipolar Junction Transistor under similar operating conditions. The high input impedance of the 
MOSFET also enables the designer to drive several switches with the same voltage source if necessary. 
However, the MOSFET requires significantly more voltage in order to turn on, typically between 4-5 V. 
Compared to the 0.7 V required by the PN junction of an NPN BJT, this is more demanding for the 
driving circuit. MOSFETs can operate at high switching frequencies in the MHz range, but the drivers 
                                                          
[16] (Barkhordarian) 
[17] (Gaalaas, Class D Audio Amplifiers: What, Why, and How, 2007) 
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must be able to supply the turn-on voltage and gate charge quickly enough for the switches to operate 
properly.  
The comparison charts below summarize the advantages and disadvantages of each technology.  
 
Bipolar Junction Transistors (BJTs) 
Advantages Disadvantages 
High current handling capability 
Current-controlled switches (larger switching 
loss) 
Low forward voltage drop (0.7 V typical) Thermal runaway possible 
Small gate capacitance 
 
Table 1.1 BJT Advantages And Disadvantages 
Metal Oxide Silicon Field Effect Transistors (MOSFETs) 
Advantages Disadvantages 
Primarily voltage-controlled switches Susceptible to ESD damage 
High input impedance Low breakdown voltage 
No thermal runaway (resistance not 
temperature-dependant) 
Gate-source capacitance 
Large fan-out capability  Large on resistance 
Medium current handling capability (can also 
be combined in parallel) 
Requires 4-5 V for turn-on 
Fast switching behavior (MHz and above)  
Table 1.2 MOSFET Advantages And Disadvantages 
Other switching devices, such as IGBTs (which combine a MOSFET and BJT) have somewhat 
different characteristics. The IGBT, for example, uses the fast switching speed of the MOSFET to control 
a BJT, which handles the current sourcing. This configuration has its limitations, however, since the 
power loss in an IGBT device is significantly higher than the power loss for a single switch. 
1.3.1. MOSFET Selection parameters 
As an initial investigation into the capabilities of current MOSFET technology we went through 
several companies’ catalogs of available MOSFETs. A list of the links to the data sheets of these 
MOSFETs is located in Appendix B. We chose several promising MOSFETs of varying rated current 
capacities to get an idea of what is possible at this juncture in time at several possible power levels. We 
than compiled a table of several key component characteristics for ease of comparison.  
11 
 [A]  [pF]  typical [mΩ] 
0.7 280 350 
0.85 100 500 
0.85 159 400 
1 156 480 
5 310 130 
5.8 810 50 
6.6 1650 40 
9.2 265 137 
11 1940 12 
15 3200 4.6 
25 7050 1.8 
60 5700 4 
75 4670 7.2 
Table 1.3 Max ID vs. Capacitance and Expected RDS 
 
Table 1.3 enabled us to see that there is a tradeoff between gate capacitance and the drain to 
source resistance, RDS(on), of the device while it is on. Typically, the higher the sum of the input and 
output capacitances, the lower the RDS(on) of the MOSFET. There also there appears to be a correlation 
between the values of the maximum drain current, ID , the RDS(on) and the total gate capacitance. As the 
device’s capability to handle drain current increases, RDS(on) decreases while the total gate capacitance 
grows larger. This is to be expected, since larger current handling capability also demands a low RDS(on) in 
order to minimize switching power losses.  
1.4. Battery Selection 
Another important consideration that we must take into consideration is the power supply. The 
power supply in our application will be one that we as designers will have very little control over. 
Therefore, we must adapt our design to meet the specifications of currently established power sources. 
In our design we will have to make a tradeoff between output power and battery lifetime. Batteries are 
rated by amp hours (the amount of time the battery can source a given current) and output voltage. 
Table 1.4 displays the typical characteristics of several types of commonly available batteries [18]:  
 
                                                          
[18] (Appendix C) 
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Class Battery Name Voltage [V] Capacity [mAh] 
AA EN91 1.5 2850 
AAA EN92 1.5 1250 
C EN93 1.5 8350 
D EN95 1.5 20500 
9V EN22 9 625 
Table 1.4 Battery Class And Associated Parameters 
The batteries in Table 1.4 are typical alkaline battery voltages. For portable applications, 
designers often utilize higher energy-density batteries such as Lithium Ion technology. In the laptop 
market, 3.6V Lithium Ion cells are combined to yield batteries ranging from 10.4V to 14V and higher. 
When designing it will be necessary to select one of the available power supplies and attempt to model 
it as accurately as possible. Besides voltage and current parameters, the series resistance of the voltage 
supply may also need to be taken into consideration.  
1.5. Modulation Techniques 
Modulation is the process of varying a periodic waveform through the use of another signal [19]. 
Class D amplifiers use pulse modulation methods to help achieve their high efficiency. Two types of 
modulation were investigated: pulse-width modulation, and pulse-density modulation.  
1.5.1. Pulse-width Modulation 
Pulse-width modulation (PWM) utilizes a square wave which is modulated based on the average 
value of the input signal. A common way to generate a PWM signal is with a sawtooth or triangle wave 
that, using a comparator, is compared with the original signal.  
PWM systems are often used to control switches. The state of the switches is controlled by the 
square wave. The discrete nature of a PWM signal helps to increase efficiency as the switches stop 
current while they are off and have no voltage drop across them when on, reducing power loss [20]. 
Figure 1.8 shows how a PWM signal is created by comparing a sine wave to a sawtooth wave [21]:  
                                                          
[19] (Modulation, 2007) 
[20] (Pulse-width modulation, 2007) 
[21] http://upload.wikimedia.org/wikipedia/commons/a/af/Pwm.png 
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Figure 1.8 Typical Pulse-width Modulation Signal 
1.5.2. Pulse-density Modulation 
Pulse-density modulation (PDM) is a modulation technique used to represent an analog signal in 
the digital domain. Encoded is the density of the pulses corresponding to the analog signal’s amplitude. 
More logic high pulses in a region of time means higher amplitudes. Inversely, more logic low pulses in a 
region of time means lower amplitudes.  
A PDM signal is encoded from an analog signal through the process of delta-sigma modulation. 
Delta-sigma modulation quantizes the signal into 1’s or 0’s depending on the amplitude of the analog 
signal [22]. Figure 1.9 shows the quantized signal (blue representing ‘1’ and white representing ‘0’) [23]: 
  
 
Figure 1.9 Pulse-density Modulation 
1.6. EMI Reduction Techniques 
Electromagnetic Interference, or EMI, is a serious concern for engineers designing products that 
utilize oscillators or other high-frequency components. By definition, EMI is undesired interference 
caused by electromagnetic radiation (EMR) from a local source [24]. The interference can cause erratic 
                                                          
[22] (Pulse-density modulation, 2007) 
[23] http://upload.wikimedia.org/wikipedia/en/2/20/Pulse-density_modulation_1_period.gif 
[24] (EMI Reduction and PCB Layout Techniques, 2003) 
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behavior or poor performance in nearby devices that are affected. For digital devices, noise can result in 
data corruption and errors [25]. Katrai and Arcus emphasize that EMI is a design problem first and 
foremost; McCulley agrees that EMI techniques implemented “after the fact” are not good design policy 
and do not perform well. EMI must be a design consideration from day one. Class D designs that are 
built from the ground up with EMI concerns in mind (designs that take advantage of all possible EMI 
reduction practices) are preferred. McCulley summarizes in his presentation: “EMI…is a design issue, not 
just a test and measurement issue…” *26]. Spread Spectrum Modulation, or SMM, is one of the few 
techniques available that enable a designer to cut off EMI at its inception before it has a chance to cause 
damage. SSM is discussed in detail in Section 1.6.2. 
Switching power supplies such as Class D audio amplifiers and DC/DC converters commonly use 
pulse-width modulation (PWM) to drive their power output stages. As a result, the output of the 
amplifier contains all of the high-frequency energy from the fast switching in addition to the amplified 
baseband audio signal. Harmonics of the switching frequency are also present in the signal. For high-
power amplifiers used with external speakers, there is a danger of this high-frequency energy being 
transmitted by the long speaker wires. Class D amplifiers also have EMI problems with their power 
supplies, since the fast switching draws current from the power supply in short bursts [27].  
In practice, the output of the PWM stage consists of square waves of varying width. In producing 
this waveform, there is a danger of overshoot, which makes the corners of the square wave sharper and 
results in the presence of unnecessary high-frequency energy. For audio applications, overshoot and 
poor settling time can result in audible hiss or inaccurate amplification of the audio signal. Figure 1.10 
shows the parameters associated with the classification of square waves [28]. 
                                                          
[25] (EMI Reduction and PCB Layout Techniques, 2003) 
[26] (McCulley, National_ReducingEMIinClassDAudioApps.pdf, 2007) 
[27] (McCulley, National_ReducingEMIinClassDAudioApps.pdf, 2007) 
[28] (McCulley, National_ReducingEMIinClassDAudioApps.pdf, 2007) 
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Figure 1.10 Square Wave Parameters 
 According to Katrai and Arcus, there are two types of EMI radiation: Differential mode and 
Common mode [29]. Differential mode EMI is caused by current loops formed by traces on PCBs that act 
as unintended antennas at high frequencies. Common mode EMI is caused by ground noise that affects 
circuit components attached to ground. While these EMI sources are secondary in magnitude for a Class 
D device whose EMI spectrum hinges on the switching frequency, they are still legitimate concerns for 
all designers of high-frequency analog and mixed-signal devices.  
 In this section we compare several options for EMI reduction in a modern electronic circuit. The 
methods discussed here are traditionally used by electronics designers when EMI performance is of 
great importance. Techniques for reducing EMI fall into two basic categories: filtering and shielding. In 
the past, shielding was commonly used in lieu of other methods due to the lack of space restrictions. 
Modern engineers prefer to design products that do not require extensive shielding from other 
electronic devices.  
1.6.1. EMI Testing Standards 
In the United States, the Federal Communications Commission (FCC) must test and verify the 
EMI characteristics of electronics that will be sold to consumers. The FCC Part 15 document specifies the 
full regulations for devices that radiate potentially harmful EMR. Other international agencies have also 
                                                          
[29] (Katrai & Arcus, 1998) 
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specified basic guidelines for EMI compliance (such as the CE/EMC guidelines in Europe). The FCC 
emissions standards for U.S. products are shown in Figure 1.11 [30]. Products are grouped into two 
general categories, “intentional radiators”, such as cell phones, GPS, and Wi-Fi, and “unintentional 
radiators”, which are devices that are not intended to radiate energy [31]. In the car audio market, EMI 
testing standards are more rigorous, since cars use electronic control systems that must be shielded 
from EMI to achieve safe operating conditions [32]. 
 
 
Figure 1.11 FCC Radiated Emissions Standards 
1.6.2. Spread-Spectrum Modulation (SSM) 
 Spread-Spectrum Modulation is a relatively new development for consumer products. By 
varying the switching frequency of the sawtooth or triangle waveform entering a comparator, the high-
frequency switching energy is “spread” over a wider frequency spectrum instead of a single switching 
frequency and its harmonics. The switching frequency can be varied over a specific range (typically up to 
±10% of the nominal frequency) or randomized by a digital controller [33]. While SSM signals are 
difficult to generate, integrated circuits are available that generate custom spread-spectrum signals if an 
external solution is desired. According to Maxim, the use of SSM clocking can result in a 12-15 dB drop in 
EMI output [34]. Some modern Class D products allow customers to set the SSM level externally via pins 
on the IC so that efficiency and performance can be customized based on EMI reduction needs. SSM 
significantly reduces the peak energy concentrated at the center frequency, as shown in Figure 1.12 
                                                          
[30] http://www.portabledesign.com/images/archive/images/0701pdreducing05.gif 
[31] (FCC Part 15: Radio Frequency Devices, 2007) 
[32] (Class D Amplifiers are designed for car audio, 2006) 
[33] (Maxim Engineering Journal Vol. #59, 2007) 
[34] (Clock Generation with Spread Spectrum, 2005) 
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[35]. The ability to keep a high switching frequency maintains the efficiency and low THD of the Class D 
topology while reducing EMI, one of the main drawbacks of switching amplifiers [36].  
 
 
Figure 1.12 Spread-spectrum Modulation Theory 
While Maxim Semiconductor claims to have a patent on this technique, several other companies claim 
to have this patent as well [37].  
 Because SSM does not eliminate high-frequency energy content from the output signal, it 
cannot be used in high-power applications without further EMI reduction technology. According to Stutz 
and Schmidt, SSM cannot be used in filterless applications where the output power exceeds a few 
hundred milliwatts [38]. Attempting to increase the clock frequency only results in worse performance, 
since the speaker wires become more efficient antennas as the wavelength of the RF energy decreases. 
SSM is not typically used in applications for speaker wires longer than a few inches for this reason. In 
high power applications, however, SSM can reduce the complexity and cost of the output filter, so it is 
still a helpful addition to a design.  
1.6.3. Other techniques for EMI reduction 
  While Spread-Spectrum Modulation is a common feature of modern Class D amplifiers, other 
technologies are also used to reduce harmful EMI in these products. New third and fourth-generation 
Class D amplifiers include special patented EMI reduction circuitry that improves upon the EMI 
reduction performance of Spread-Spectrum Modulation. One such technique, Active Emissions Limiting, 
is discussed in Section 1.6.3.3.  
                                                          
[35] (McCulley, National_ReducingEMIinClassDAudioApps.pdf, 2007) 
[36] (McCulley & Higashi, Reducing EMI in Class D audio applications by spread- spectrum modulation techniques, 
2007) 
[37] (Rako, 2007) 
[38] (Stutz & Schmidt, 2007) 
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1.6.3.1. Filtering 
Filter choice is also a significant decision to be made. The first filter type which was encountered 
in our research into current product designs was the second-order LC filter, shown in Figure 1.13 [39]. 
This filter is useful when EMI needs to be significantly reduced. It uses a larger number of parts for the 
reduction in EMI emitted and it also protects the speaker from seeing virtually any of the ultra sonic 
signals that resulted from the higher switching frequency at the previous stages. In the documents 
which give a comparison between varying filter designs and this style had low quiescent current, low 
efficiency, low EMI, high THD+N and high part numbers. When designed with Butterworth criteria, the 
LC filter can have a very flat passband, making it an attractive option for audio applications where 
distortion should be kept low.  
 
Figure 1.13 Second Order Balanced Filter 
A second filtering solution was to use a Half Filter, shown in Figure 1.14 [40]. The half filter is a 
compromise between the 2nd order Butterworth filter and the use of no filter. This device has fewer 
components than a second order filter, yet it has many of the same benefits. The half filter designs tend 
to have a lower quiescent current, higher efficiency, lower THD+N and lower part numbers than the 
butter worth. However, their ability to reduce EMI for a bridge-tied load is significantly hindered by the 
component placement. Therefore, this filter is useful in situations where EMI is not one of the primary 
concerns. 
 
                                                          
[39] http://focus.ti.com/lit/an/sloa023/sloa023.pdf 
[40] http://focus.ti.com/lit/an/sloa023/sloa023.pdf 
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Figure 1.14 Half Filter 
The least expensive filtering method is to use the speaker itself as a filter. This method requires 
a different design approach than the previous two methods. The speaker in this situation sees the full 
output of the amplifier system. This reduces the overall losses of the filter system significantly. However, 
the high switching frequencies may damage the speaker. With proper speaker selection, this damage 
can be prevented. The use of a speaker with a high inductive value is recommended in this situation. The 
speaker itself than acts as a low pass filter in this situation; as the applied frequency rises, the 
impedance of the speaker also rises. This filter design has very high quiescent current, high efficiency, 
very low THD+N, and the fewest possible number of parts. However, the high-frequency signal is 
allowed to traverse the speaker wires, making this “filterless” method nearly impossible for applications 
with long speaker wires.  
1.6.3.2. Ferrite Beads 
Ferrite (iron-based) beads can be placed in series with loudspeakers that are connected closely 
to an amplifier. The beads introduce an inductance to the speaker wire that can attenuate high-
frequency signal components [41]. However, they are difficult to select due to the fact that they can 
only attenuate signals over a narrow frequency range. In a Class D amplifier, unwanted noise exists at 
the switching frequency and its harmonics. Figure 1.15 shows the characteristic resistance and 
inductance of a ferrite bead versus frequency. Ideally, the frequency-dependent resistance of the bead 
would exceed the inductance for the desired frequency range [42].  
                                                          
[41] (McCulley & Higashi, Reducing EMI in Class D audio applications by spread- spectrum modulation techniques, 
2007) 
[42] (McCulley, National_ReducingEMIinClassDAudioApps.pdf, 2007) 
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Figure 1.15 Ferrite Bead Frequency Response 
While ferrite beads may help reduce the presence of high-frequency content in speaker wires, they 
cannot be the only EMI reducing system in a higher power design [43]. Other methods must be used if a 
high-power device is to pass FCC testing.  
1.6.3.3. Active Emissions Limiting (AEL) 
 New third-generation Class D audio products offered by manufacturers utilize Active Emissions 
Limiting (AEL) to further reduce EMI radiation from their products. AEL and SSM can be used 
concurrently in Class D designs. AEL is a method of shaping the PWM waveforms used to drive the Class 
D power stage switches. By eliminating the overshoot (and “sharpness”) of square-wave switching while 
keeping the fast switching speed, THD and performance are not significantly impacted, but spectral 
components of the switching frequency and its harmonics are reduced considerably [44]. Figure 1.16 
illustrates the theory of AEL and the resulting EMI performance boost (note the drop in power efficiency 
with AEL enabled) [45]. The resulting drop in EMI emissions allows the third-generation parts to operate 
with significantly longer speaker wires while passing tests for FCC EMI regulations. Furthermore, the 
combination of SSM+AEL allows low-power Class D amplifiers to operate without an output filter while 
using external speakers. Elimination of the output filter saves component costs and PCB space.  
                                                          
[43] (Maxim Engineering Journal Vol. #59, 2007) 
[44] (Maxim's Active-Emissions-Limiting (AEL) Circuitry Demystified, 2006) 
[45] http://media.maxim-ic.com/images/appnotes/3973/3973Fig02.gif 
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Figure 1.16 Maxim AEL Performance 
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Figure 1.17 displays the Maxim method of implementing AEL in a filterless design [46]. The NOR 
gate and Zener diode is used to modify the waveforms that drive each side of the full bridge power 
stage. The full manufacturer’s description of this circuit’s behavior can be found in Appendix D. Maxim 
notes that the speaker should appear inductive at the switching frequency range in order to achieve the 
best power output from the device [47].  
 
Figure 1.17 Maxim Filterless Design With AEL 
1.6.4. PCB Layout Optimization 
 Because EMI is primarily a design concern, it is therefore helpful to survey the practices used by 
engineers when designing low-EMI products. Proper PCB component layout can significantly reduce the 
EMI radiation and susceptibility of a device, especially in embedded applications where PCB traces and 
wires are in very close proximity. According to Honda and Adams, “PCB layout is crucial for both 
                                                          
[46] http://pdfserv.maxim-ic.com/en/ej/EJ59.pdf 
[47] (Maxim Engineering Journal Vol. #59, 2007) 
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ruggedness of the design and reduction of EMI” [48]. McCulley and Higashi note that, as Class D 
products become smaller and saturate the portable device market, the need for filterless low-EMI 
designs are increasing significantly. The following is a list of PCB design guidelines for reducing EMI [49]: 
 Use de-coupling capacitors to reduce power supply ripple (<50 mV) 
 Use lower-frequency clocks whenever possible 
 Keep signal traces on PCB short and rounded (no ‘T’ intersections or right-angle corners) 
 Place the highest-clock signal at the center of PCB 
 Run traces to the clock before all other traces to ensure proper placement 
 Do not cross high-frequency lines whenever possible on a multi-layer PCB 
 Route differential pairs (such as BTL speaker wires) close to each other and away from other 
signals 
 Keep analog and digital signals separated where possible 
 Connect all power and ground pins of an IC 
 Terminate unused pins on an IC (for example, unused op-amps by tying positive input pin to 
ground and negative input pin to the output pin) 
 Place traces with high-speed periodic signals between ground and power planes or between two 
ground planes  
 Do not run traces under the clock or other high-frequency components 
 Keep power and ground leads parallel and adjacent to each other (no loops) 
These guidelines are some of the many recommended practices for reducing EMI. This list is by no 
means comprehensive. Compared to SSM or filtering, the reduction in EMI output that results from 
these guidelines may be small, but this could be the difference between passing and failing rigorous EMI 
testing.  
  
                                                          
[48] (Honda & Adams, 2005) 
[49] (EMI Reduction and PCB Layout Techniques, 2003) 
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1.7. Special Features 
Class D amplifiers have been developed with a variety of special features to set themselves apart 
from the rest. Each manufacturer offers different features in each of their amplifiers. Texas Instruments’ 
TPA032D04 is a 10 watt stereo Class D audio power amplifier that has several of the common special 
features commonly found in audio amplifiers [50]. The majority of amplifiers on the market include at 
least one of these features found on the TPA032D04:  
 De-pop protection – reduces the amount of pops and clicks during power up 
 Mute – prevents audible output 
 Thermal Shutdown – prevents unit from overheating 
 Current Shutdown – limits total supply current, increasing battery life in portable 
applications 
Size is the one of the major concerns for portable applications. Today’s portable devices are 
getting smaller and smaller. National Semiconductor’s LM4673 is, as of 2005, is the world’s smallest 
Class D audio amplifier. This filter-less, 2.5 W amplifier comes in a 1.44 mm x 1.44 mm micro-SMD 
package. Leads for this device are spaced only 0.4 mm apart. The small size allows the chip to be placed 
closer to speakers, reducing EMI. Figure 1.18 shows the size of the LM4673 (left), as well as the LM4674 
(right) compared to a cell phone [51]. 
 
 
Figure 1.18 LM4673 and LM4674  
                                                          
[50] (TPA032D04, 2000) 
[51] http://www.national.com/news/images/LM4673_74.jpg 
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1.8. Power Losses and System Efficiency 
In this section, we attempt to find the sources of power loss in Class D amplifiers. Instead of 
designing an amplifier and then locating the sources of loss in our own design, we chose use previous art 
to our advantage. We found several documents detailing power loss issues; however, one source in 
particular summarized the information in other documents very well [52].  
The main sources of power loss are the MOSFETs (power switches). When the MOSFET is on and 
the drain-source resistance (RDS(on)) is at its minimum, there is still a significant amount of power wasted 
by the MOSFET due to the RDS(on) (typically several mΩ or larger). Another source of loss is when 
switching MOSFETS between their “on” and “off” gate voltages; there is a significant amount of charge 
that must be supplied and drained from the gate capacitance. This charge is discharged and replaced 
during each cycle. This results in an increase in power consumed proportional to switching frequency. 
Another source of loss can be the voltage dropped across the interconnecting wires of the system. This 
may or may not be significant depending on the length and quality of the wires and traces connecting 
the system. The Filter is also another source of power loss within the system. The filter itself is 
comprised of LC components which all have some parasitic resistances associated with them. This 
results in lower than ideal voltages at the load and also parasitic resistive loads in parallel with the 
speaker result in additional power being wasted. All of which contributes to preventing the full output 
power of the system being applied to the speaker. An initial equation for the efficiency of the amplifier 
is presented in Equation 1.1. This formula is located within the maxim application notes. Where Ron is 
the resistance of the MOSFET when active,  is the parasitic resistance of the filter,  is the resistance 
of the load, and  is the resistance of wires and traces. For the complete derivation, see [52]. 
 
Equation 1.1 Formula For Efficiency of An Amplifier 
1.8.1. Power Output 
The power output of a Class D amplifier depends directly on the power supply available for the 
device and the intended application of the amplifier. Low power outputs (less than 5 watts) are typical 
in portable applications where battery life depends greatly on the efficiency of the electronic 
subsystems. A low power output is also desirable in a portable device in order to minimize the heat 
                                                          
[52] (Class D Audio Amplifiers Save Battery Life, 2002) 
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dissipated by the audio amplifier due to inefficiencies. In home theater applications, power levels 
between 100 and 1000 watts RMS are possible since home audio amplifiers draw power from the 
home’s AC system. Modern computer speakers and car audio systems can also have a peak power 
output of over 500 watts RMS. However, Class D amplifiers are not typically used for home audio since 
efficiency is not of great concern and the performance of a Class A or Class AB amplifier is regarded by 
many audiophiles to be of superior quality. 
1.9. Ideal Circuit Simulations 
To get a firm understanding of what we are trying to achieve, we decided to model an ideal 
three-level system. In this model we used ideal components to show what we are trying to achieve in 
our system design. Over the course of the project we introduced more and more non-ideal parameters 
into our model in order to better design for a practical situation. The system diagram we came up with is 
shown in Figure 1.19. 
 
Figure 1.19 Ideal Model 
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Figure 1.20 displays the plot generated by the SPICE simulation for this circuit. The top 
waveform is the input baseband audio signal. The lower waveform is the three-level PWM signal 
experienced by the load. The triangle-wave frequency used by the PWM stage is low for simulation 
purposes in order to illustrate the basic functionality of the amplifier. Note that the width of the PWM 
pulses depends on the amplitude of the input signal. Once filtered, the PWM signal should reproduce 
the same sine wave with minimal distortion.  
 
 
Figure 1.20 Ideal Waveforms 
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2. Project Definition  
The following are the chosen specifications for our design:  
 Total Harmonic Distortion: < 1% 
 Frequency response: 20 Hz-20 kHz 
 Output Power: Greater than 2 W 
 Spread Spectrum Modulation 
 Three Level Switching 
 Single Power Supply 
 Full bridge-tied load 
 Filter in power stage 
Our project was designed to have less than 1% total harmonic distortion measured in the 
amplified audio signal. This is necessary because the audio quality of our product must be comparable to 
other commonly available products in order to compete in the market. Several revisions of the final 
design will likely be necessary in order to meet and exceed this objective.  
Power efficiency was another prime concern for our project. Class D audio amplifiers’ main 
advantage, when compared to other classes of amplifiers, are their efficiency. In order to have a 
competitive product in our chosen power range, the efficiency of our device must be at least 90%. 
Devices available from major chipmakers on the market today offer efficiencies of well over 90%.  
The output power goal of 2 W was chosen because it is on the upper end of what is used in the 
portable audio market. Portable devices such as cell phones and laptops typically have volume 
restrictions which limit the size of any speakers that may be built into the device.  
Spread Spectrum Modulation was considered in combination with a filter so that our design can 
meet the necessary FCC specifications for emitted EMI while maintaining the high characteristic power 
efficiency of a Class D product. 
The use of a three level switching system will allow the amplifier to be more efficient at lower 
power levels. The additional design time for a three-level switching scheme is offset by the potential 
gains in efficiency afforded by three-level switching. A single power source was chosen due to the 
weight and size constraints of the portable audio market. A single power supply is often the only feasible 
option, and portable devices typically only operate from a single battery as the power source. The 
choice to go with a three level system and a single power source demanded a full bridge for our design, 
since a half bridge configuration cannot perform three-level switching (based on our research).  
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3. Project Design 
In this section we document the design process for each of our fundamental system blocks. Each 
subsystem was first designed based on theoretical calculations before performing software simulations. 
Based on the results of these simulations, we then proceeded to select appropriate parts for our 
amplifier. Upon receiving these parts, real-world testing was performed when possible. 
3.1. PWM Switching 
Our first task was to create a pulse-width modulator which would allow us to sample our input 
signal and obtain the information necessary to drive our full bridge power stage with a three-level 
switching scheme. Figure 3.1 displays our first simulation circuit for a three-level modulator.   
 
Figure 3.1 Schematic for PWM Switching Scheme 
This block is responsible for comparing the input signal with a triangle wave. The output 
generated is a waveform which can be used as an input for our driver functional block. In this 
simulation, the modulator is designed for an input voltage signal between 0-20 kHz with an amplitude of 
0.4 V peak and riding on a 1 V offset voltage. We also treat the triangle wave generator as a functional 
black box which creates a triangle wave of amplitude 0.525 V. 
3.1.1. Switching Logic and Basic Concepts 
The use of two comparators in this functional block is required due to the fact two sets of 
information are needed to properly drive the output. The top comparator (COMP1) compares the input 
audio signal to the modulating signal. COMP1 is the comparator which results in the modulating of the 
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input signal. The output of this system is the modulated signal which is used by the driver to switch 
between connecting speaker load to a power source or to ground. This comparator needs to be able to 
output enough current that the requirements of the inputs of the driver circuit are met. The non-
inverting input is connected to the input signal and the inverting input is connected to a summer circuit. 
This circuit adds a given percent of the output of the other comparator (COMP2) to the triangle wave’s 
DC component. However a negative effect of the summer circuit is a slight attenuation of the triangle 
wave.  This attenuation is compensated for by increasing the initial amplitude of the generated triangle 
wave. The COMP2 compares the input signal to a DC reference value equal to its own DC offset. This 
allows us to know whether the input signal is negative or positive.  The output signal is used both as 
feedback into the PWM functional block and also as an input into the driver logic block. The driver uses 
the signal from this comparator to control which pair of MOSFETs are switching and which are not 
switching and thus are locked in their “on or off” modes. This comparator must be able to output 
enough current to satisfy the input requirements of both the COMP1 and the driver functional block.  
3.1.2. Offset Voltage 
A DC offset is required on both the input signal and the triangle wave. The DC offset on the input 
signal is necessary due to the fact if the sine wave was centered around 0 V the input would dip below   
0 V and in our system we did not choose our comparators to operate within this condition (a dual power 
supply would be necessary). The DC offset of the triangle wave establishes the position of the comparing 
wave with reference to the input signal. When the triangle wave and input signal are perfectly aligned, 
the system will operate with maximum performance.  
  
31 
3.2. Filter Design 
3.2.1. Introduction & Theory 
 As stated in the background section, an output filter is one of the most effective methods for 
reducing Electromagnetic Interference (EMI) in a switching power amplifier. The bandwidth of a typical 
audio signal is between 20 Hz-20 kHz. In a Class D amplifier, however, the output also contains 
significant amounts of the switching frequency energy (in our case, over 300 kHz). While this energy is 
not audible to the human ear, it was important to us to not waste energy trying to drive the speaker 
beyond its mechanical capabilities. Furthermore, with long speaker wires, the switching energy would 
cause the speaker wires to radiate the PWM waveform and blast unwanted RF interference through the 
air.  
We wanted our final product to meet or exceed the FCC regulations for radiated EMI. The 
incorporation of spread spectrum clocks into our design could help us, but we understood from our 
market research that a filter would be required for amplifiers at power levels larger than a few watts. 
This would allow us to extract our baseband audio signal from the PWM waveform. 
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3.2.2. Design Process 
 We began the filter design process by selecting an appropriate filter structure. Due to the 
additional costs associated with adding an output filter, we knew that we wanted to keep the 
component cost low while still achieving the desired performance. Our original idea was to incorporate 
a simple low-pass second-order Butterworth filter between the power switches and speaker. As we will 
see later, some complications arose due to our H-Bridge power stage configuration. Figure 3.2 displays a 
typical filter setup for a two-level Class D amplifier [53]. Note that the inductor is in series with the load, 
whereas the capacitor is in parallel. This means that the inductor must be capable of handling all of the 
current driven to the load. 
  
Figure 3.2 Typical LC Output Filter (Shown With Power Stage) 
 
 It is important to note that the speaker impedance is not constant with respect to frequency. 
Figure 3.3 displays a plot of speaker impedance versus frequency for a small 8 Ω, 1.75'' speaker [54]. 
While the speaker impedance rises with high frequency signals, it is relatively flat over the audio band. 
The series inductance of this sample speaker (10 µH according to Maxim) allows the speaker to function 
as a filter at low power levels [55]. For high power applications, however, it is critical to have an output 
filter placed between the amplifier power stage and speaker wire connectors so that the PWM 
waveform is not allowed to travel along the speaker wires unfiltered.  
                                                          
[53] http://www.national.com/onlineseminar/2007/emi/National_ReducingEMIinClassDAudioApps.pdf 
[54] http://www.maxim-ic.com/appnotes.cfm/an_pk/624 
[55] (Class D Audio Output Filter Optimization, 2002) 
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Figure 3.3 Example Speaker Impedance vs. Frequency 
We chose a passive filter design due to its simplicity and low cost. Furthermore, the passive filter can 
also handle a large power output without protection circuitry. We chose a Butterworth filter due to the 
Butterworth filter’s flat frequency response in the passband. Any passband ripple would result in 
distortion of the output’s frequency response with respect to the input.  
3.2.3. Alternative Structures 
 While the single-sided LC filter seemed to be a good choice, our team also stumbled upon some 
promising balanced filter arrangements for full-bridge amplifiers. The filter in Figure 3.4, found in an 
Analog Devices document written by Eric Gaalaas, shows a balanced design using two capacitors and 
two inductors of equal value [56]. 
 
Figure 3.4 Balanced Filter Design 
What are the potential benefits of such a design? Maxim Application Note 624 recommends a balanced 
design to ensure that each side of the load in a full-bridge configuration “sees” the same filter structure. 
                                                          
[56] http://www.maxim-ic.com/appnotes.cfm/an_pk/624  
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For example, consider the simple LC filter shown in Figure 3.5, constructed for a full-bridge configuration 
[57]:  
 
Figure 3.5 Low Pass Filter For Full Bridge 
The result is that OUT- is not filtered before the load, and the PWM waveform may radiate from the 
lower wire. This can be prevented by modifying the design such that the filter is divided equally between 
both speaker wires, as shown in Figure 3.6 [58]: 
 
Figure 3.6 Divided Low Pass Filter For Full Bridge 
This configuration is exactly the same as the configuration proposed by Gaalaas.  
3.2.4. Transfer Function 
 We continue our filter design by deriving the transfer function for the single-sided LC filter 
proposed earlier. Based on the values calculated for our desired cutoff frequency, the filter component 
placement may then be modified to suit our needs in a full-bridge configuration.  
  
  
                                                          
[57] http://www.maxim-ic.com/appnotes.cfm/an_pk/624 
[58] http://www.maxim-ic.com/appnotes.cfm/an_pk/624 
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We begin by taking the output of the filter across the speaker, and determining the impedance seen at 
the output:  
 
 
We know that for a Butterworth filter, the transfer function magnitude is at the cutoff frequency: 
 
 
 
To find the capacitor value, we use the fact that the cutoff frequency, , is equal to  : 
 
 
3.2.5. Calculating Values 
Based on these two equations, we may now calculate values for L and C. Table 3.1 below 
displays the reference capacitor and inductor values for several values of R, the nominal speaker 
impedance. These values assume a cutoff frequency, f0, equal to 20 kHz.  
 
Speaker Impedance R Capacitance C Inductance L 
2 Ω 2.8 µF 22.5 µH 
4 Ω 1.4 µF 45.0 µH 
8 Ω 0.7 µF 90.0 µH 
16 Ω 0.35 µF 180 µH 
 
Table 3.1 Calculated Values For 20 kHz Cutoff Frequency 
These values appear to be very practical for real-world use. For many Class D amplifiers, 
companies will set their cutoff frequencies higher than 20 kHz in order to reduce component size and 
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prevent attenuation at frequencies near the cutoff. Due to the significant gap between the audio band 
and the PWM switching frequency, this is a very practical design consideration. If we wish to minimize 
the component size of our filter, setting a higher cutoff frequency (such as 30 kHz) is an attractive 
option. This would also ensure that high-frequency audio signal content is not attenuated by the output 
filter. Table 3.2 displays the capacitor and inductor values calculated for a 30 kHz cutoff frequency.  
 
Speaker Impedance R Capacitance C Inductance L 
2 Ω 1.8 μF 15 μH 
4 Ω 0.9 μF 30 μH 
8 Ω 0.45 μF 60 μH 
16 Ω 0.225 μF 120 μH 
Table 3.2 Calculated Values For 30 kHz Filter 
3.2.6. Software Simulation 
 In order to ensure that the filter component values were correct, we utilized National 
Instruments’ Multisim 10 software package to simulate the filter design. Figure 3.7 shows the test circuit 
used for the filter simulation. The speaker load for the simulation had a nominal 8 Ω impedance.  
 
Figure 3.7 Filter Simulation Circuit 
A frequency sweep from 10 Hz to 100 kHz revealed that the filter was performing as intended. The       
20 kHz cutoff frequency is clearly labeled on the magnitude Bode plot as the -3 dB point. We also 
observe a very flat passband region, a characteristic of the Butterworth-criteria design. Not shown is the 
phase response indicating a -90° phase shift at the cutoff frequency.  
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Figure 3.8 Filter Magnitude Response vs. Frequency 
A balanced filter is the preferred option for the full bridge configuration. We decided to simulate several 
configurations of balanced (split) filters in an attempt to emulate the performance of the single-ended 
filter for the differential case. Figure 3.9 shows the split balanced filter with equal capacitor and inductor 
values on each end of the load. Note that each inductance is half the value of the original calculated 
inductance of 90 µH, while each capacitance is twice the original value of 700 nF.  
 
Figure 3.9 Balanced Filter Simulation Circuit 
Using the above circuit, we perform the same AC analysis frequency sweep as the previous simulation 
and observe the voltage across the load (nodes 1 and 2). The frequency sweep magnitude response 
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revealed similar performance compared to the single-ended filter. The balanced component 
configuration maintains the -3 dB cutoff at 20 kHz as specified during the design process.  
 
Figure 3.10 Balanced Filter Frequency Response 
3.2.7. Part Selection 
 Based on the previous calculations, we established a need for capacitors and inductors to realize 
our filter. For the single-side case, we require a capacitor of 0.7 µF and an inductor of approximately  
90 µH. In order to select parts, we established a list of requirements for the filter components: 
 
Capacitor Inductor 
Must be capable of withstanding >12 V peak Must be capable of handling > 1.3 A peak 
Low series resistance Low series resistance 
Low change over time/temperature (±10%) Accurate value (±10%) 
Small size Small size 
Table 3.3 Part Selection Criterion 
We searched several online retailers in order to find appropriate parts. The final selected parts 
are summarized in the table below. For detailed specifications, please refer to the datasheets included 
in Appendix G. Note that the balanced filter may use components from the same product line with 
alternate capacitance or inductance values. 
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Capacitor Inductor 
Series: Panasonic KBP Ceramic Capacitor 
Series: Triad Magnetics Switchmode/ 
High-Frequency 
Model Number: ECK-D3A681KBP Model Number: FIT68-1 
Capacitance: 680 pF Inductance: 90 µH 
Voltage rating: 1000 V Current rating: 2.8 A 
Type: Disc Type: Toroidal 
Tolerance: ±10% over operating temperatures Tolerance: ±10% 
Table 3.4 Selected Filter Components 
We also decided to select filter components for a higher-power design to allow us to implement a high-
voltage power stage for our three-level amplifier. We selected inductors with higher current ratings and 
capacitors with higher voltage ratings in order to satisfy the requirements of a higher supply voltage. 
Table 3.5 contains the specifications for the inductor and capacitor selected.  
Capacitor Inductor 
Series: Vishay/BC MKP 417-20 Series: API Delevan Inc. DC630R 
Model Number: 2222 417 79104 Model Number: DC630R-333K 
Capacitance: 910 pF Inductance: 33 µH 
Voltage rating: 160 V Current rating: 4.95 A 
Type: Radial Poly/Film Type: Radial 
Tolerance: ±2% over operating temperatures Tolerance: ±10% 
Table 3.5 Higher Power Filter Parts 
3.2.8. Real-World Testing 
Real-world testing of the filter was performed using a Tektronix AFG3021 function generator 
combined with the single-sided version of the Butterworth filter. A sinusoidal waveform of amplitude 10 
V was applied to the filter with a load impedance of 8 Ω. At frequencies above 30 kHz, the waveform 
across the load was substantially attenuated with respect to the input voltage.  
3.3. Triangle Wave Generation 
For analog PWM we required a precision triangle wave. A common triangle wave generating 
circuit consisting of an integrator and a Schmitt trigger was explored. The specifications for the desired 
triangle wave were determined and from those, the component values were selected. After verifying 
the design through simulation, an appropriate operational amplifier/comparator was selected and 
tested. 
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3.3.1. Op-amp Configuration 
A triangle wave generator can be implemented using two high-speed op-amps, three resistors, 
and one capacitor. A typical layout for this implementation, provided by Maxim Integrated Products, is 
shown in Figure 3.11 [59]. The component values for this circuit can be adjusted to vary the frequency 
and amplitude of the triangle wave.  
 
Figure 3.11 Triangle Wave Generator Design 
This configuration operates with a single supply, labeled VCC. Typical values range from 5 V to 
15 V. Configurations involving a dual power supply are also used in triangle wave generators, but with 
our limitation to a single supply, those configurations were not explored. The supply voltage powers the 
two main op-amps (U1A and U1B), and a voltage divider which provides a reference voltage of VCC/2.  
The op-amp labeled U1B is connected in a Schmitt trigger configuration. If the noninverting 
input is greater the inverting input, the output will be driven to the positive rail. This is due to the 
positive feedback. If the inverting input is higher, then the output will be driven to the negative rail. This 
produces a square wave on the output terminal of U1B which is connected to the inverting input of U1A. 
U1A is connected in an integrator configuration. The integrator integrates the square wave 
input, producing a triangle wave on its output. The triangle wave is fed into another op-amp (U1C) 
which is compared with an input voltage. This provides a PWM representation of the input, and is not 
relevant to the triangle wave generation process. 
  
                                                          
[59] http://media.maxim-ic.com/images/appnotes/3201/3201Fig01.gif 
41 
3.3.2. Desired Specifications 
The desired specifications of our triangle wave were: 
 Frequency: 200 kHz – 350 kHz 
 Amplitude: ≥0.5 Vpp 
According to the Nyquist Theorem [60], to represent a signal properly, it must be sampled at a 
rate greater than twice its maximum frequency. For our audio application, the minimum sampling 
frequency was calculated using the maximum audible frequency of 20 kHz: 
 
To adhere to the Nyquist Theorem, we must sample at a rate of at least 40 kHz. To provide an ever 
better representation of the signal, we will not sample at the Nyquist rate, but rather at least 5 times 
that. The oversampling should yield an accurate representation of our input signal. 
 An amplitude of 0.5 Vpp was chosen based on the input specifications. For our design we took 
the input amplitude as a 0.8 V peak-to-peak sinusoidal waveform. In our three-level PWM design, the 
triangle wave should be shifted up and down to sample the bottom and top halves. When comparing 
the triangle wave to the input, it is imperative that the input never exceeds the range of the triangle 
wave. Any voltage outside the range of the triangle wave will not be sampled correctly and will lead to 
an inaccurate signal being amplified. To prevent this, an amplitude of 0.5 V was chosen. This is 25% 
greater than the maximum amplitude of the input and will allow the input to move freely within the 
range of the triangle wave and sample properly. 
  
                                                          
[60] (eFunda: Introduction to Nyquist Sampling Rate, 2007) 
42 
3.3.3. Simulation Results 
To simulate our design, we constructed the following schematic in Multisim: 
 
Figure 3.12 Triangle Wave Generator Simulation Circuit 
 The component values were determined based on the information provided from Maxim 
Integrated Products [61]. R1 and R2 were selected to have a 1-to-20 ratio. This set the amplitude of the 
triangle wave to a factor of 20 less than the supply, or 0.5 V. 
 
A frequency of 250 kHz was chosen for the simulation, and the remaining two component values 
were chosen based on that. A RC time constant of 20 µs was calculated:  
 
 
R was chosen to be 2 kΩ and C was chosen to be 10 nF, creating the required time constant of 20 µs. 
 A reference of 5 V was created through a voltage divider consisting of two 10 kΩ resistors. This 
voltage determined the offset of the triangle wave. This could be altered as necessary to adjust the 
offset, but for simulation purposes a fixed offset of 5 V was chosen. This should place the triangle wave 
directly in the middle of the 0 to 10 V supply range. 
  
  
                                                          
[61] (Pulse-Width Modulator Operates at Various Levels of Frequency and Power, 2004) 
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The circuit was simulated with the Transient Analysis function in Multisim, and the resulting 
waveforms can be seen in Figure 3.13: 
 
Figure 3.13 Triangle Wave Generator Simulation Waveforms – First Design 
 The square waveform is the output of the Schmitt trigger; the triangle waveform is the output of 
the integrator. The generated triangle wave was observed to be triangular in shape with amplitude of 
0.65 V and a frequency of 200 kHz. The square wave did not ride on 0 V, therefore there was a DC offset. 
A DC offset can cause an inaccurate triangle wave. 
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This was not satisfactory, and the design was re-evaluated. A simple change was made to the 
circuit, and a drastic change was witnessed. The resistor R was increased by a factor of 100 to 200 kΩ 
and the capacitor C was decreased by a factor of 100 to 100 pF. The result waveform is shown in Figure 
3.14. 
 
Figure 3.14 Triangle Waveform Simulation Waveforms – Second Design 
The DC offset of the square wave was significantly decreased and the triangle wave was much cleaner. 
The amplitude was approximately 0.45 V and the frequency was 228 kHz. This was satisfactory, and with 
the circuit now designed using ideal components, real-world testing could begin.  
3.3.4. Part Selection 
The first step in constructing the designed triangle wave generator was to select the parts. The 
major parts of the triangle wave generator are the op-amps. For the op-amp in the integrator, we chose 
Texas Instruments’ TLC274IN [62]. For the op-amp used in the Schmitt trigger circuit, Analog Devices’ 
AD826 was chosen [63]. The resistors and capacitors were chosen based on their resistance and 
capacitance values, respectively. No additional characteristics of those components were investigated at 
the time of part selection. 
                                                          
[62] (tlc274.pdf, 2001) 
[63] (AD826.pdf, 2000) 
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TLC274IN is a quad op-amp package that meets our specifications. The first specification 
considered in the selection of the op-amp was the supply voltage specification. Our target specification 
was a single supply from 0 V to 10 V. Any device in our system requiring a power supply would need to 
operate in that range in order to function properly. The TLC274IN can operate with a single supply in the 
range of 0V to 16V, this meets the supply specifications. 
The second specification for the TLC274IN was the slew rate. The slew rate requirement for this 
device was calculated by finding the maximum change in voltage per change in time. The maximum 
change in voltage for the integrator output is equal to the 0.5 V peak to peak amplitude of the triangle 
wave. The minimum change in time is equal to the time the triangle takes to rise or fall the full 0.5 V, 
which is equal to half of the period. The period was determined based on a 600 kHz frequency. Since a 
frequency of 200 kHz to 350 kHz was desired in the end, if the op-amp could operate at 600 kHz it could 
operate in our target range easily. The slew rate was calculated as follows: 
 
The TLC274IN op-amp meets the 0.6 V/µs slew rate requirement, as it has a minimum slew rate of  
3.5 V/µs. The typical value of 5.36 
V/µs will be plenty to integrate the square wave from the Schmitt trigger 
into our desired triangle wave. 
 The second op-amp, the one used in the Schmitt trigger configuration, was chosen to be an 
Analog Devices AD826. This is a dual, high-speed op-amp package. This op-amp produces the square 
wave output based on a triangle wave input. To generate a clean square wave, a very high slew rate is 
need. A slew rate of at least 100 times greater than the integrator is required. For our design, a 
minimum slew rate of 60  V/µs is necessary. This is far exceeded by the AD826’s specification of 350
  V/µs 
typical slew rate. 
3.3.5. Testing 
To test the triangle wave generator, the schematic was broken down into two sections and 
tested separately. The first section tested was the integrator, followed by the Schmitt trigger. The two 
sections were combined, as shown in Figure 3.15. This circuit did not function as intended at first, due to 
the inaccuracy in the component values. The values were modified until the desired output was 
observed on an oscilloscope. It was necessary to change the values due to the parasitic capacitance and 
other unexplained inaccuracies that arise whenever ever one uses a breadboard. Bypass capacitors were 
added as needed stabilize the supply and reference voltages. 
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Figure 3.15 Triangle Wave Generator Schematic 
Using an oscilloscope, the following waveforms were observed, as shown in Figure 3.16: 
 
 
Figure 3.16 Oscilloscope Display Showing Triangle Wave Generator 
VTRI is displayed on CH1 and VSQ is displayed on CH2. The generated triangle wave was measured to be 
0.704 V peak-to-peak and have a frequency of 245.1 kHz. This was close to the desired output, but we 
felt that the triangle wave could be improved. We decided to try constructing a new triangle wave 
generator using just the AD826 dual op-amp and omitting the TLC274N. The results were striking; the 
single-chip triangle wave generator exceeded the complicated two-chip design in every regard. Figure 
3.17 displays the final circuit used for the triangle wave generator.  
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Figure 3.17 Final Triangle Wave Generator 
The performance of the final triangle wage generator is discussed in detail in Section 5.1.2. 
3.4. Spread Spectrum Design 
Spread Spectrum can be implemented simply with a single IC. Maxim’s DS1090 is a (relatively) 
low-frequency programmable spread-spectrum oscillator [64]. The IC outputs a square wave which 
varies in frequency to achieve Spread Spectrum. This square wave may then be amplified or buffered as 
necessary before it is integrated to produce a triangle wave of varying frequency.  
Maxim offers this IC in a variety of packages, each with a different frequency range. The 
DS1090U-16+ is most suited for our application with a frequency range of 250 kHz to 500 kHz. The 
DS1090 can be programmed with external resistors to dither anywhere from 0% to 8%. It offers single 
supply operation from 3.0 V to 5.0 V. We will be running on a 10 V supply, so the voltage will need to be 
stepped down if we were to use this chip. The chip comes in one package, μSOP, and is therefore not 
suitable for breadboard prototyping work. 
3.5. Feedback and System Stability 
 While the typical Class D amplifier is an open-loop design, several researchers have investigated 
the practical benefits of closed-loop feedback systems for audio as well. New Class D research by 
product manufacturers has resulted in more sophisticated feedback designs in a effort to reduce the 
                                                          
[64] (DS1090.pdf, 2007) 
VCC 10V
R3
10kΩ
1%
R4
10kΩ
1%
R
20kΩ
1%
R1
10kΩ
1%
C
220pF
R2
200kΩ
VCC 10V
VCC 10V
U1A
AD826AR
3
2
4
8
1
U1B
AD826AR
5
6
4
8
7 Vtri
48 
noise of the system [65]. While we have not implemented a feedback system in our own design, we 
have learned that a closed-loop system is a powerful tool for improving amplifier gain and linearity, 
reducing THD, and eliminating power loss from unintentional DC offsets. Feedback circuitry adds 
additional complexity to a Class D design, but as we will see, the potential benefits can be well worth the 
extra design time.  
 The simplest form of feedback in a Class D system involves sampling the output PWM waveform 
(before the filter) and combining the error signal with the input baseband audio [66]. Due to the 
switching energy contained in the feedback signal, the feedback system must be capable of filtering the 
signal before using it to modify the PWM system. Figure 3.18 below displays a block diagram of a simple 
feedback system proposed by Chang et al [67].  
 
Figure 3.18 Simple Feedback System 
  
                                                          
[65] (Cox & Candy, 2006) 
[66] (Leach, 2001) 
[67] (Chang, Gwee, Lon, & Tan, 2001) 
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One simple feedback circuit is shown in Figure 3.19 for a half-bridge configuration [68]. In this 
circuit, the feedback voltage is proportional to the PWM values as a result of the integrating amplifier 
which effectively sets the feedback bandwidth. 
 
Figure 3.19 Feedback System For Half-Bridge 
The amplifier also acts as a filter, removing much of the high-frequency energy from the feedback 
voltage. For a full-bridge configuration, Leach suggests the use of a differential amplifier (with filtering 
functionality thanks to capacitors C3) to subtract the two sampled signals before integration to achieve 
the same functionality as the half bridge feedback loop. This is shown in Figure 3.20 [69]. 
 
Figure 3.20 Feedback System For Full Bridge 
Due to the high input impedance of the operational amplifier, the feedback process has a small effect on 
the output signal. Chang et al recommend using a feedback system with an overall gain of less than 1; 
amplification of the error signal would only serve to amplify the residual carrier frequency, thus making 
the system less stable [70].  
                                                          
[68] (Leach, 2001) 
[69] (Lynch, 2001) 
[70] (Chang, Gwee, Lon, & Tan, 2001) 
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 Unfortunately, we were unable to design a stable feedback system for our own Class D 
amplifiers. As we will note in later sections, such a feedback system could have notably improved the 
performance of our system in several regards. We strongly recommend that any future Class D projects 
begin developing a feedback control system early on for their designs.  
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3.6. Power Stage 
 
Figure 3.21 Circuit Diagram Of The Power Stage 
 In our three-level system, the power stage inputs are the outputs of the comparators, COMP1 
and COMP2. This input signal is then altered by a logic gate stage to create a signal adapted for each 
individual MOSFET. The MOSFETs are represented in Figure 3.21 by voltage controlled switches (for 
simulation purposes). This resulting logic is then used to control the gate voltage of the MOSFET 
switches in our system. This change in gate voltage of the MOSFETs results in a change in the drain-
source resistance, RDS(on) of the MOSFETs. This changing RDS(on) is the direct cause of the output signal 
being superimposed on the speaker, which we  modeled as an 8 ohm resistance. 
3.6.1. Power Supply 
We have designed our circuit to operate on a steady 10.4 volt voltage source. In our model we 
treat the source as an ideal with no noise on the input voltage. We believe this treatment is justified 
because the application this circuit is designed for already has relatively tight requirements on the 
power supply. One situation where the non-ideal nature of the power supply will be evident is in the 
real world efficiency of the system. A voltage source also has a parasitic output resistance which reduces 
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the efficiency of the system in which it is used. This parasitic resistance actually has one possible 
advantage. In the event that the two MOSFETs on either side of the full bridge are in their low RDS(ON) 
mode the parasitic resistance of the supply will act to limit the current being sourced. This can possibly 
reduce or prevent damage to the system.  
3.6.2. Power Losses 
At this stage we have isolated what we believe to be the major sources of power loss in our 
system. These major sources of loss will be the charging of the capacitive gates of the MOSFETS and the 
power losses due to the resistance of the power supply and RDS(on) of the MOSFETS. There are other 
causes of loss in our system such as the power costs associated with creating reference voltages, the 
triangle wave generation and the signal processing functions of the system. It has been estimated that 
these losses will be at least one order of magnitude smaller than our two primary sources of loss. In our 
system, the amount of wasted power due to the on resistance of the MOSFETs is shown in Equation 3.1. 
 
Equation 3.1 Formula For Power Wasted By On Resistance of MOSFETs 
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Figure 3.22 shows the setup for the N-channel MOSFETs. There are 16 different on and off 
combinations for the four devices. However we only utilize two of these combinations (in the case of the 
two-level design) or three of these combinations (in the case of the three level design) to source power 
to the load. Both current paths will include two parasitic RDS(on) resistances in series with our load. The 
factor of two comes from the fact that when the power source is sinking power through load to ground, 
the current passes though two MOSFETs. 
   
Figure 3.22 MOSFET Switching Scheme 
  
VCC 10V
Speaker
8Ω
M1 M2
M3 M4
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Figure 3.23 shows the two current paths for the two-level switching scheme. 
                    
Figure 3.23 Current Paths for Two-Level Amplifier 
 
The other major source of loss in our system is the switching loss associated with charging the 
gate capacitance of the MOSFETs. This loss is directly proportional the the frequency of the modulating 
signal and the MOSFET gate capacitance value. In our system we are typically only switching two 
MOSFETs on or off at any given time. In terms of power loss, this allows us to treat the system as if there 
are only two MOSFETs switching during each oscillation of the modulating signal. The resulting equation 
for the switching losses is Equation 3.2, shown below. The C in this formula is the gate capacitence of 
the MOSFETs. With this formula we assume that the capcitence is the same for all the MOSFETs. This 
can however be changed later on if we find it is worth while to select MOSFETs with different on-
resistance and gate capacitance ratios. 
 
Equation 3.2 Equation For Switching Loses 
This formula for the power loss is the result of the multiplication of the energy stored per 
capacitor multiplied by number of times a capacitor must be charged per second which is two times the 
frequency of the modulator.  
The resulting equation for the efficiency of our system is shown in Equation 3.3. This formula is 
different than the formula used we started out using. There are several differences between the two 
VCC 10V
Speaker
8Ω
Rds(on)
Rds(on)
VCC 10V
Speaker
8Ω
Rds(on)
Rds(on)
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equations; firstly, our equation yields twice the losses due to switching than the original equation did. 
This is due to the fact that the original equation was designed for a half bridge and we are using a full 
bridge. Secondly, at this point in our design the resistances of our PCB traces are unknown; however, we 
estimate that this resistance will be negligible and will not result in significant deviations from our power 
loss estimate.  
 
Equation 3.3 Formula For The Efficiency of The Amplifier 
3.6.3. Control Logic  
In our system when comparator 1 and comparator 2 are triggered we want the system to be 
applying a positive voltage from pins 7 to 14 of Figure 3.21 and when both the comparators are low we 
want the system to apply a negative voltage from pins 7 to 14. In any other situation we have designed 
the system to apply 0 volts between these two pins. The logic was chosen to make sure that at no time 
would either M1 and M3 or M2 and M4 be activated at the same time as this could potentially cause 
damage to the system. The choice to apply 0 volts between the two pins via shorting both pins to 
ground vs. shorting both of them to power was done for the perceived safety of the choice. The 
resulting logic table is shown in Table 3.6. 
 
Comp 1 Comp2 M1 M2 M3 M4 
0 0 0 1 1 0 
0 1 0 0 1 1 
1 0 0 0 1 1 
1 1 1 0 0 1 
Table 3.6 Logic Table for MOSFET Switching  
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3.6.4. Part Selection 
Our primary concern with part selection for this functional block was to select MOSFETs with the 
lowest possible on-resistance and gate capacitance. The lower we could get these two parameters while 
maintaining functionality the better our efficiency would be. Our primary concern with these 
components was making sure to minimize the signal delay time, while also attempting to minimize the 
possible difference in signal propagation time to the MOSFETs. Any difference in signal delay time can 
introduce significant distortion in our output signal. When selecting components, the worst case 
scenario parameters were the numbers used to comply with the required specifications.  
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4. Project Schedules 
4.1. Proposed Schedule for B Term 2007 
Table 4.1 displays our proposed schedule for Term B 2007.  
Week Dates Tasks 
1 
Tuesday, October 23 -  
Friday, October 26 
Complete project definition: 
 List full target specifications 
 List desired features (primary and secondary) 
 Propose implementation for each feature 
 Begin adding equations and calculations to report 
2 
Monday, October 29 - 
 Friday, November 2 
Circuit design for primary features 
 Generate Circuit Diagrams 
 Simulate circuits 
 Begin part selection process 
 Choose secondary features to implement 
3 
Monday, November 5 -  
Friday, November 9 
Continue circuit design stage 
 Implement secondary features into design 
4 
Monday, November 12 -  
Friday, November 16 
Draft final circuit schematics 
5 
Monday, November 19 -  
Tuesday, November 20 
Draft first parts list and order parts 
6 
Monday, November 26 - 
 Friday, November 30 
Begin prototype construction 
 Begin 1st PCB design 
7 
Monday, December 3 –  
Friday, December 7 
Prototype testing/debugging 
 Revise schematics 
 Revise parts list 
 Design PCB layout 
8 
Monday, December 10 –  
Thursday, December 13 
Evaluate prototype 
Order first PCBs 
 
Table 4.1 Proposed Schedule For B Term 
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4.2. Proposed Schedule for C Term 2008 
Table 4.2 displays our proposed schedule for Term C 2008. 
Week Dates Tasks 
1 
Thursday, January 10-  
Friday, January 11 
Continue Lab Prototyping and PCB Design 
 Update report as necessary 
 Evaluate design and testing methods 
 Become familiar with PCB design software 
 Evaluate last-minute additional features 
2 
Monday, January 14 - 
 Friday, January 18 
Final Board Layout and PCB Design 
 Design PCB to comply with EMI reduction techniques 
 Minimize device footprint 
 Create list of SMT/reduced-size parts 
 Include design options for secondary features 
3 
Monday, January 21 -  
Friday, January 25 
Order First PCB 
 Evaluate PCB 
 Order additional parts 
4 
Monday, January 28 -  
Friday, February 1 
PCB Evaluation 
 Learn how to test EMI 
 How to test for THD+N 
 Total system gain 
5 
Monday, February 4 -  
Friday, February 8 
Revise PCB Design 
 Order 2nd PCB before weekend 
6 
Monday, February 11 - 
Friday, February 15 
Evaluate new PCB 
 Revise if necessary 
 Begin documentation 
7 
Monday, February 18 –  
Friday, February 22 
Document the Testing Process 
 Report writing: PCB design, testing & evaluation, results 
8 
Monday, February 25 –  
Thursday, February 28 
Finish Report 
Table 4.2 Proposed Schedule For C Term  
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5. Project Evolution and Design Changes 
 During C term, our development process accelerated significantly. Due to the lack of a mature 
three-level PWM prototype, we decided to proceed with the two-level design while continuing to 
develop the three-level circuit in the background. We began by selecting a final list of parts for the two-
level board. We then proceeded to construct the two-level modulator on a breadboard and wire up our 
first power stage on a protoboard. After some minor changes, we then incorporated the newly matured 
two-level scheme into a Printed Circuit Board (PCB). This enabled us to work out many of the bugs in our 
power stage and obtain some valuable experience with PCB design tools that was very useful during the 
development of the three-level PCB later on.  
5.1. Two-Level PWM Board 
 We wanted to get a PCB of the two-level board into our hands as quickly as possible, and 
therefore we were forced to rapidly develop a set of desired specifications and functionalities for the 
board itself. At the core of the design, our two-level modulator is a simple open-loop topology with a 
single fast comparator and a carefully balanced output stage. As we will see later on, however, the 
three-level design proved to have better overall performance.  
5.1.1. Final Part Selection 
 Previously, we had constructed our triangle wave generator using two operational amplifier 
models: one for the integrating stage, and one faster op-amp for the comparison stage. Upon 
constructing a new triangle wave generator with just the AD826, however, we realized that the new 
single-chip waveform generator performed far better than the original design; it could deliver a clean 
triangle wave at much higher frequencies with far less distortion. We therefore decided to keep the 
AD826 triangle wave generator in the two-level to keep our component count down.  
 The second stage of the modulator design was the selection of a final comparator. We knew 
that we needed a fast comparator that could operate at high frequencies with a supply voltage of 
greater than 10 V.  Therefore, we decided to use the standard National LM311 comparator that was 
included in our ECE lab kits. Furthermore, the NECAMSID lab had a sizeable stock of these chips, so we 
were able to further develop our modulator without waiting for parts to ship.  
5.1.2. Breadboard Prototype and Issues 
 Construction of the two-level prototype began with the triangle wave generator. The first 
triangle wave generator built around the AD826 operated with a large peak-to-peak output amplitude 
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that was later adjusted downward to better match a smaller input audio signal. Figure 5.1 displays the 
output waveform of the triangle wave generator.  
 
 
Figure 5.1 First Triangle Wave 
Once the triangle wave generator was functional, we hooked up our comparator based on a 
reference feedback circuit from the datasheet in order to keep it stable. We then connected the triangle 
wave and input signal to the comparator; at the output, this yielded the desired PWM waveform.  
Now that we had our PWM signal, the rest of the modulator was relatively simple to construct. 
We understood that the PWM signal would need to control the four n-channel MOSFETs in two 
alternating pairs; therefore, it was necessary to invert the PWM waveform to provide a differential 
signal to drive the power stage. Our original intent was to use a pair of dual FET drivers, one inverting 
(model TC1426) and one non-inverting (model TC1427). Early testing, however, showed that the two 
high-side MOSFETs (the two connected to the supply voltage in the H-bridge) were not fully turning on; 
this resulted in a high on-resistance and overheating of the chips. We needed a bootstrap driver for the 
high-side MOSFETs to turn them on fully and ensure proper operation of the power stage.  
Fortunately, we had several other models of MOSFET drivers on-hand after ordering samples 
from other manufacturers. Instead of two dual FET drivers, therefore, we decided to implement a single 
full-bridge driver with bootstrap functionality, the Intersil HIP4081A. We chose to retain the TC1426 
driver in the circuit and use it as an inverter, since the Intersil full-bridge driver did not have logic inputs. 
Figure 5.2 displays the final two-level schematic used for the breadboard and PCB prototypes. 
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Figure 5.2 Final Two-level Schematic 
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The two-level breadboard prototype is shown in Figure 5.3. At the displayed stage, the 
modulator (left) is not yet attached to the driver chip on the right side. The TC1426 chip (functioning as 
an inverter) is also not present. 
 
Figure 5.3: Two-level Modulator On Breadboard 
We decided early on that it would be impossible for us to fully test our amplifier on 
breadboards. The power stage alone would draw over 1 A during operation with an 8 Ω load; pulling this 
amount of current through a breadboard would cause overheating and scoring at best, and would likely 
cause the board to melt entirely. Since we had already constructed the modulator stage on a 
breadboard, we hooked up the FET driver IC on the board as well in order to keep the wires between 
modulator and driver as short as possible. We then constructed our power stage on a protoboard; this 
included the filter inductors and capacitors, power MOSFETs, and an output jack for attaching the load. 
This version of the power stage was used to test the breadboard implementation of both the two-level 
and three-level designs. Figure 5.4 shows the protoboard power stage attached to the driver IC with 
bridging wires.  
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Figure 5.4 Power Stage Attached to Modulator 
One of the first issues we ran into with this two-level prototype was the placement of probes for 
measuring our signals. For high-frequency signals, we found that the oscilloscope would display a much 
cleaner waveform when we attached the scope probes to a ground close to the measurement point. For 
measuring across the load itself, it was necessary to use two probes to measure the differential voltage 
between the two halves of the full bridge. Furthermore, when using dual power supplies (one for the 
modulator and one for the power stage), we found that creating a common ground between the two 
reduced some of the noise in the output signal.   
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5.1.3. First PCB 
 Our first PCB was created to test our two-level design. The process started with our two-level 
schematic, presented earlier in Figure 5.2. Once the schematic was determined to be accurate and all 
the connections were correct, the footprints of all the parts needed to be specified in Multisim. For our 
first PCB design, we chose through-hole DIP packages for components whenever possible, as they are 
generally easier to solder than surface mount packages. Since we were concerned with functionality 
over size, space-saving surface mount components were not explored in this first PCB design. 
  With the footprints assigned to all the components, we then exported the Multisim file to a PCB 
layout software package. The schematic files in Multisim export to a PCB layout software called 
Ultiboard. Using the Ultiboard software, the footprints of all the components were double checked. This 
was done by first printing the Ultiboard layout to scale and then placing all the components on the 
printout and verifying they matched up exactly. The input jack, filter inductors, and filter capacitors 
were created using Ultiboard’s component wizard, as those components had packages that were not 
present in Ultiboard’s default library. Once a custom footprint is created, it can be accessed by the user 
in future revisions. This was very helpful when creating the three-level PCB later on. 
 We designed the layout of the components next. Using the Ultiboard software, the components 
were first arranged on the board. As the size of the board was not important in this first PCB design, the 
size was chosen to be the default size created by Ultiboard size, 6.5'' x 4''. Components were grouped 
inside the board outline depending on their stage from left to right. 
Once the components were laid out in the desired positions, it was time to wire them up. First, 
two inner planes were added to the design. The positive supply was assigned to the first inner layer, and 
ground was assigned to second. This was done by adding a “power plane” in Ultiboard. The addition of 
inner supply layers is typically done to reduce noise on the system, as well as reduce the number of 
traces on the top and bottom copper layers. 
Traces of width 15 mil were added to connect the components. While the default width in 
Ultiboard is 10 mil, 15 mil was chosen to minimize trace resistance based on the recommendation of 
Professor Bitar. Wider traces of 25 mil and 35 mil were used in the power stage because of the higher 
current flow in the stage. Whenever possible, traces on the top copper layer were drawn horizontally 
and traces on the bottom copper layer were drawn vertically. 
Vias were added whenever two traces were going to cross. With a via, or plated hole, a trace 
can be diverted to any of the other layers of the board, resolving any conflicts. Vias were also used to 
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connect surface mount parts to the inner layers, as the surface mount pad is only part of the top copper 
layer while the vias pass by all the layers. 
BNC jacks were added to the board, and connected to five signals: input, triangle wave, PWM 
output, left speaker output, and right speaker output. These connectors allow for easy hookup to an 
oscilloscope using BNC to BNC cables. Left and right outputs were provided so the MATH function of the 
oscilloscope could be used to output the differential output, which is the true audio output. In addition 
the BNC jacks, banana jacks were also added to the design. These were used to provide an easy and 
secure connection to the power supply with banana to banana wires. 
To keep PCB boards off the ground, nylon supports were attached to the board with screws. 
These are helpful to prevent any shorting when the board is placed directly on conductive surfaces. To 
accommodate the supports, four holes were placed in each corner of the board.  
Also, text with the project name, student names, date, and revision number was added. This 
was done to distinguish the board from other projects and any future revisions of this board. The PCB 
design was then complete. The top layer of the design is shown in Figure 5.5. 
 
 
Figure 5.5 Two-level Ultiboard Layout (Top) 
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The first inner layer, the power plane, is shown in Figure 5.6. 
 
 
Figure 5.6 Two-level Ultiboard Layout (Power Plane) 
The second inner layer, the ground plane, is shown in Figure 5.7. 
 
Figure 5.7 Two-level Ultiboard Layout (Ground Plane) 
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The bottom layer is shown in Figure 5.8. 
 
Figure 5.8 Two-level Ultiboard Layout (Bottom) 
 We then proceeded to export our design to Gerber files. Gerber files are the files which PCB 
manufacturers require in order to process your order. They provide the PCB manufacturer with all the 
necessary information about the board. Once these files were created, it was time to upload them to a 
PCB manufacturer. 
 Advanced Circuits was chosen as our manufactured based on recommendations of other 
students. Their website and ordering procedure, at first glance, appeared to be simple and straight 
forward. They also had a good reputation, which was highly desirable. Furthermore, Advanced Circuits 
provides a free Gerber file check which scans Gerber files and makes sure that the board can be 
processed with no errors. Advanced Circuits claims that checking the Gerber files with their free checker 
will save up to 48% of time from order placement to shipment [71]. 
 The majority of errors uncovered in the first check involved the limitation of the manufacturing 
process. Ultiboard’s default size for text and solder pad sizes was smaller than Advanced Circuits could 
manufacture. Because of this, all the text and pads were increased in size to meet the manufacturer’s 
specifications. These were eventually corrected and after a few tries, the design was error free and 
compatible with Advanced Circuits’ system.  With the board error free, it was time to place the order. 
Five boards were ordered, as they were having a buy four, get one free promotion. 
                                                          
[71] (Advanced Circuits, 2007) 
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 The manufacturing took five business days and shipping an additional two days. Pictures of one 
of the five blank PCB boards as they were received are shown in Figure 5.9 and Figure 5.10. 
 
 
Figure 5.9 Two-level Blank PCB (Top) 
 
Figure 5.10 Two-level Blank PCB (Bottom) 
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 Once the boards were received, we went right to work testing and assembling. The first task was to test 
the connections of all the traces. Using a multimeter’s continuity test, each connection in our system 
was tested to verify the connections were properly placed. After all the connections were verified, it was 
determined that the board was manufactured perfectly. 
The only problems with the design were the drilled support holes. While these were minor 
problems, they are worth noting as they were the only errors in this PCB design. When creating a hole in 
Ultiboard, you supply the radius of the hole. We provided the diameter of our support screws, thus 
creating a hole that was twice as large as it needed to be. Luckily, the screw heads were larger than the 
holes and the screws were able to tighten securely, providing a solid support for the board. Also four 
supports were not enough for the board. The middle of the board was bowing slightly, which is not good 
for the solder joints. This effect was corrected in the three-level design by adding two additional 
supports in the middle of the board. 
 Once the connections were tested and the supports were added, it was time to fully assemble 
the board. The first components to be soldered were the three surface mount components. These were 
soldered first as they were the hardest to solder. The first, and only, soldering problem occurred with 
the first chip to be soldered. We accidentally soldered the chip in backwards, not noting the dot 
location. While trying to remove the incorrectly placed chip, traces and pads were lifted, rendering this 
board useless. While this may seem to be a negative issue, it was not. The board was not completely 
useless, as we now had a scrap board to practice our soldering and de-soldering on. Having a practice 
board helped prevent any further mistakes while soldering. 
After the surface mount connections were made, the through-hole components were added. 
The through-hole components were installed easily with no errors in the soldering process. The BNC and 
banana jacks were added next, and the system was fully assembled. The assembled board is shown in 
Figure 5.11. 
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Figure 5.11 Two-level Assembled PCB (Top) 
It should be noted that the filter capacitors are smaller than their outline because the original capacitors 
were replaced with smaller, low equivalent series resistance (ESR) capacitors. 
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The triangle wave was observed first and it was noted that it was not the desired frequency and 
amplitude. The triangle wave was approximately 500 kHz and 6 V peak-to-peak. To fix this, the 
capacitor, C, was replaced with a 220 pF capacitor. The resistor R2 was then adjusted via potentiometer 
until the triangle wave had a frequency and amplitude close to the desired value of 300 kHz and 1 V 
peak-to-peak, respectively. The potentiometer was then replaced with a fixed resistor value. The final 
value of R2 was 200 kΩ. This obtained a 397 kHz, 1.24 V peak-to-peak wave, riding on 5.2 V, which was 
much closer to the desired values. The resulting waveform is shown in Figure 5.12. 
 
Figure 5.12 Two-level Triangle Wave Waveform 
  
  
1.24V 5.2V 
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With the triangle wave functioning properly, the input stage was tested. The input, after AC 
coupling, had a DC offset equal to half of the supply, or 5.2 V, regardless of the actual input DC offset. 
The amplitude was not attenuated unless the frequency was lowered under 100 Hz, which was expected 
from the high-pass filter in the AC coupling circuit. A potentiometer was substituted for one of the 
resistors in the AC coupling circuit so the DC offset of the input could be adjusted. This was necessary to 
line up the triangle wave and input perfectly. The input signal is shown in Figure 5.13. 
 
Figure 5.13 Two-level Input Waveform  
5.2V 
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With the triangle wave and the input functioning correctly, it was verified that the two signals lined up 
with each other, as seen in Figure 5.14. 
 
Figure 5.14 Two-level Input and Triangle Wave Waveforms 
  
  
Input Triangle 
5.2V 
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PWM output was observed to also function properly. As seen in Figure 5.15, the duty cycle of 
the PWM output varied depending on the input voltage. The minimum and maximum duty cycles 
occurred at the maximum and minimum input voltages, respectively. A 0.3 V DC offset was also 
observed on the PWM output. 
 
Figure 5.15 Two-level PWM Waveform 
The logic stage, consisting of a single inverting chip, functioned properly. The PWM signal coming out of 
the inverter was a perfect inversion of the input. This was fed into the driver which outputted the same 
control signals to the gates of the MOSFETs, only with more current. 
 The full system was then tested, and noise was observed on the triangle wave, occurring 
whenever the MOSFETs were switching. The output was also not reliable, as it appeared to be severely 
frequency dependent. These problems were partially due to the lack of bypass capacitors. Bypass 
capacitors were added to our design, directly across the supply terminals of the ICs. The locations of the 
capacitors are shown in Figure 5.16. 
  
10.1V 
Input 
PWM Output 
0.3V 
10.4V 
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Figure 5.16 Two-level Schematic with Bypass Capacitors  
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The capacitors were added to the assembled PCB on the bottom, as seen in Figure 5.17. 
 
 
Figure 5.17 Two-level PCB Assembled with Bypass Capacitors (Bottom) 
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The addition of bypass capacitors significantly reduced the noise in the system. It was also observed that 
the output functioned as expected, and for a wide range of frequencies. When inputting a signal, a 
larger signal resulted as the output. Figure 5.18 shows the input signal and the two output signals (the 
left and right sides of the H-bridge). 
 
Figure 5.18 Two-level Input and Output Waveforms 
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Left H-Bridge Output 
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The differential output was plotted using the Math function of the oscilloscope. As seen in Figure 5.19, 
the output was a linear scaling of the input. 
 
Figure 5.19 Two-level Input and Differential Output (MATH) Waveforms 
This confirmed the fact that our two-level system was indeed a functional amplifier. 
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1.24V 
17.6V 
Input 
 
Differential Output 
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5.2. Three-Level PWM Board 
The schematic used to design the three-level PCB board is shown in Figure 5.20. 
 
Figure 5.20 Final Three Level Schematic With Actual Components 
Our final three-level design incorporates several individual stages. First in the lower left side of 
Figure 5.20 is our triangle wave generator U1. This triangle wave generator operates independently of 
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the rest of the circuit. Comparators U2 and U5 compare the input signal to an adjusted triangle wave 
and a reference voltage. The triangle wave offset is dictated by comparator U5, which adds a DC offset 
to the triangle wave to “follow” the input signal when it goes positive or negative. The resulting PWM 
waveforms are than processed by the logic gates in chips U7 and U6. The output of these logic gates is 
the driver signal to each of the 4 MOSFETs. The output of the logic gates however is connected to the 
inputs of the driver chip U4. This chip then drives the gates of the MOSFETs. This switching pattern of 
these MOSFETs drives power though the Butterworth low-pass filter formed by inductors L1 and L2 and 
capacitors C5 and C6. The speaker will then experience an amplified version of the input sinusoidal 
waveform.  
5.2.1. Final Component Selection  
 In this section we will list and discuss our choice of major components and the reasoning behind 
each decision. In general, the major issues in deciding which component to use in each situation 
included energy efficiency, output quality and size. Each component had a different weighting for each 
one of these characteristics. The final component list was as follows: 
 AD826AR - High-Speed, Low-Power Dual Operational Amplifier  
 CD4011B - Quad CMOS NAND Gate 
 CD4071B - Quad CMOS Or Gate 
 LM311M - Voltage Comparator 
 HIP4081AIBZ - 80V/2.5A Peak, High Frequency Full Bridge FET Driver 
 ZXMN4A06GCT - 40V N-Channel Enhancement Mode MOSFET 
 DC630R - High Current Power Line Chokes (Inductor) 
 PW Series Capacitors 
 RC1206 – General Purpose Chip Resistors  
 
 One of the first choices on components we had to make was what chip should we use to make 
our triangle wave generator. We chose the AD826AR. The AD826AR met all our requirements as far as 
operating voltage supply and power consumption. Our choice to go with this chip over other chips was 
dual op-amp package. This gave us the two comparators we needed while not giving us too many which 
would have wasted space and power. Another characteristic was its slew rate. We needed to drive a 10 
volt square wave on a capacitive load. We needed an op-amp which could drive the current in an 
acceptable time.   
 We chose the CD4011B for several reasons. The primary reason why we decided on this chip 
was the fact that we were having substantial problems trying to find any other chip which would meet 
our requirements of operating at a 10V input and output voltage swing. The choice to go with the 4 gate 
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package was due to the fact that we needed an inverter as well. We were able to configure two NAND 
gates as inverters and this allowed us to save room on our board by reducing the number of chips 
needed. The CD4071B was selected for the same supply voltage capabilities of the CD4011B. These chips 
also have lower power dissipation compared to other logic solutions. 
 The LM311 comparator was chosen because it met our desired specifications for slew rate and 
voltage supply that we required. We sacrificed some degree of efficiency for functionality. We decided 
to continue using this component from the original two-level circuit despite its relative inefficiency.   
 The HIP4081AIBZ full bridge driver chip was chosen due to its bootstrap functionality. This chip 
allowed us to drive 4 MOSFETs with individual signals for each chip. The bootstrap functionality allowed 
us to apply gate voltages to the MOSFETs at levels equal to or greater than the 10 volt supply to the 
driver chip.  The lower power dissipation of this chip was also a plus.  
 The ZXMN4A06GCT MOSFETs were chosen because of their very low maximum RDs and their 
low gate capacitance. These low values make a very significant difference in the efficiency of the system. 
These chips also had a high maximum current rating and a high maximum drain to source rating. This 
was important because if decided these higher ratings would allow us to apply significantly more power 
to our load.  
 DC630R inductors were chosen because of their low series resistance. For our application we did 
not want to be dissipating significant amounts of power in our filter. We selected inductors with 
significant current handling capabilities since our maximum deliverable current would dictate our 
maximum supply voltage and therefore our power output at the load.  
 The PW series capacitors were chosen because of their small ESR and small package size. Here, 
we needed to compromise between package size and ESR. Our amplifier is a design which would lend 
itself towards mobile applications, so component size was a major concern for us.  
 The RC1206 series resistors were chosen due to their small size and low percent variation. For 
our design to have smaller trace lengths it was beneficial for us to have smaller resistors. This gave us 
more control over the layout of the PCB. The low tolerance was necessary due to the fact that our 
voltage references needed to be balanced to a high degree of precision. 
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5.2.2. Breadboard Prototype and Issues  
 
Figure 5.21 Three Level Breadboard 
For our three-level prototype we used through-hole versions of the surface-mount chips we 
would use later in our PCB design. One of the major issues we had with the initial prototype was the 
significant amount of noise on our power rails. To build our prototype we used two breadboards tied 
together. Even with multiple bypass capacitors in place, we were startled to discover 1.2 Vpp noise 
between supply rails on opposite sides of the breadboards. Although this was disconcerting, this noise 
was also present on our two-level design and had little noticeable effect on the output signal. 
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Figure 5.22 Three level Triangle Wave (Pre-shifting) 
 In the end, we were able to get a relatively clean output signal from our three-level prototype based on 
our oscilloscope observations. This was misleading, however. The output signal contained a significant 
amount of audible noise. This may be attributed to the power supply noise we observed during testing; 
furthermore, breadboards are not known for being good environments for high-frequency signals such 
as our MOSFET driving square waves. Figure 5.23 displays the MOSFET control signals as observed on 
the breadboard.   
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Figure 5.23 MOSFET Gate Control Signals. 
 The final output audio signal had more noise than we would have liked, but the audio signal was high 
enough quality to be recognizable. We decided to proceed with the PCB design for the three-level 
board.  
5.2.3. First PCB 
The design process for the three-level PCB was essentially the same as the two-level process 
discussed earlier. The process started with our three-level schematic, presented earlier in Figure 5.20. 
The footprints of the new parts were specified in Multisim. Footprints from the two-level design were 
preserved in the Multisim file, so it was not necessary to add them again. This saved substantial time in 
the three-level PCB design process. 
Since this was our second PCB design, we decided to try using surface mount packages. The two-
level PCB had been assembled relatively easily; the three-level PCB was designed to be 1cm shorter, 
even though the number of parts had increased. This was achieved by using the space-saving surface 
mount components. 
  With the footprints assigned to all the components, we then exported the Multisim file to the 
Ultiboard software, and the footprints of all the components were double checked. This was done again 
by first printing the Ultiboard layout to scale and then placing all the components on the printout to 
verifying that they matched up exactly. The input jack, filter inductors, and filter capacitors did not need 
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to be created again using Ultiboard’s component wizard, as those components had packages that were 
saved from the previous design. 
 The layout of the components was designed next. Using the Ultiboard software, the 
components were first arranged on the board. As the size of the board was not changed in this PCB 
design, the size remained approximately the same as before (6.5'' x 4''). Components were grouped 
inside the board outline depending on their stage from left to right. 
Once the components were laid out in the desired positions, it was time to wire them up. Two 
inner planes were added to the design, just as was done in the two-level design. The positive supply was 
assigned to the first inner layer, and ground was assigned to second. The positive supply plane was split 
in half, to create a dual supply board. The left half of the plane powered everything up to the power 
stage and the right half of the plane powered the power stage exclusively. 
Traces of width 15mil were added to connect the components. Wider traces of up 300mil were 
used in the power stage because of the significantly higher current that could possibly flow in the stage. 
As was done in the two-level design, traces on the top copper layer were drawn horizontally and traces 
on the bottom copper layer were drawn vertically whenever possible. 
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Vias, BNC jacks, and text were added to the board in the same manner as the two-level design. 
The diameter of the support holes was corrected and two extra supports were added in the center of 
the board to prevent bowing. The three-level PCB design was then complete. The top layer of the design 
is shown in Figure 5.24. 
 
Figure 5.24 Three-level Ultiboard Layout (Top) 
The first inner layer, the power plane, is shown in Figure 5.25. 
 
Figure 5.25 Three-level Ultiboard Layout (Power Plane) 
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The second inner layer, the ground plane, is shown in Figure 5.26 
 
Figure 5.26 Three-level Ultiboard Layout (Ground Plane) 
The bottom layer is shown in Figure 5.27. 
 
Figure 5.27 Three-level Ultiboard Layout (Bottom) 
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From this design, the Gerber files were exported and checked by Advanced Circuits. Amazingly, 
the error check returned with no errors the first time through. This was because all the errors that were 
uncovered in the two-level design were noted and immediately corrected for the three-level design. 
With the board error free, it was time to place the order. Five boards were ordered of this design. 
Similar to our first production, the manufacturing took five business days and shipping took two. 
This confirmed that Advanced Circuits was reliable as they quoted a five day turnaround on all 4-layer 
productions. A picture of one of the blank PCB boards, as they were received, is shown in Figure 5.28 
and Figure 5.29. 
 
 
Figure 5.28 Three-level Blank PCB (Top) 
89 
 
Figure 5.29 Three-level Blank PCB (Bottom) 
Once the boards were received, we they were tested and assembled immediately. The first task was to 
test the connections of all the traces. After all the connections were verified, it was determined that the 
board was manufactured perfectly. 
 The supports were added and the components were soldered on. No mistakes were made in the 
soldering process, and with the addition of the banana jacks, the board was complete. The assembled 
board is presented in Figure 5.30. 
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Figure 5.30 Three-level PCB Assembled (Top) 
The additional two potentiometers seen in the figure were added in place of resistors to help size and 
offset the signals properly. 
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The triangle wave was observed first and it was noted that it was not the desired frequency and 
amplitude. The triangle wave for the three-level design needed to be half the size of the one in the two-
level design. This was achieved by changing the capacitor C to 100 pF and resistor R2 to 300kΩ. The final 
triangle wave had a peak-to-peak amplitude of 0.65 V and a frequency of 303 kHz. The waveform is 
shown in Figure 5.31. 
 
 
Figure 5.31 Three-level PCB Triangle Wave Waveform 
  The noise that was observed on the triangle wave in the previous design was significantly 
reduced. Switching noise did not occur on the control side of the board because of the dual supplies. 
Even though the noise was not present on this board, bypass capacitors were still added to the design, 
as seen in Figure 5.32. There installed on the bottom of the PCB board, similar to the two-level board. 
 
0.65V 
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Figure 5.32 Three-level Schematic with Bypass Capacitors  
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As seen in Figure 5.33, the triangle wave shifted up and down to follow the input signal as 
desired. 
 
Figure 5.33 Three-level PCB Input and Shifting Triangle Wave Waveforms 
  
5.2V 
Input 
 
Triangle 
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As seen in Figure 5.34, the PWM output functioned properly, in the same manner as the two-level. 
 
Figure 5.34 Three-level PCB Input and PWM Waveforms 
After further testing, it was determined that the output was not a linear representation of the 
input. When inputting a sine wave, the output was not a larger sine wave. Each half of the output was 
flipped horizontally, producing a non-desirable waveform. This was caused by an inaccuracy in the 
original schematic. The two inputs to one of the LM311 comparators were mistakenly reversed on the 
schematic used to design the PCB. We corrected this error by lifting up the two pins of the chip and 
rewiring the two connections manually to bypass the PCB traces. 
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With the connections corrected, the outputs were observed on the oscilloscope, as seen in 
Figure 5.35. 
 
Figure 5.35 Three-level PCB Input and Output Waveforms 
 
Figure 5.36: MOSFET Gate Driving Waveforms 
Using the Math function of the oscilloscope, the differential output was plotted, as seen in Figure 5.37. 
Input 
Left H-Bridge Output 
Right H-Bridge Output 
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Figure 5.37 Three-level PWM Input and Differential Output Waveforms 
It was observed that the output was a linear scaling of the input, thus confirming that our three-level 
design was indeed an amplifier. 
  
Input 
Differential Output 
1.20V 
17.9V 
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6. Performance Testing and Characterization 
 After completing the prototypes, we tested our PCB assemblies of both the two level and the 
three level designs to characterize their performance. During this process, we occasionally located 
sources of inefficiency in our design and adjusted component values accordingly. The end result was a 
more efficient output and an overall higher quality signal. Our testing process involved mostly 
quantitative evaluations but in the end there was also a qualitative evaluation of the product. This 
qualitative evaluation stemmed from the fact that our design is a product that if manufactured would 
most likely end in consumer goods. During our testing we altered a single parameter at a time to give us 
the most accurate view of its effects.  
6.1.  System Gain 
For these tests, we set our power supply voltage to 10.4 V and applied an input signal to our 
system. We than measured the magnitude of the output waveform. During these tests we also 
continuously monitored the magnitude of the input signal to verify that this did not change with 
frequency. The results were as we expected; when plotted against frequency, the gain in our system for 
both the two and three level boards took the form of an inverted parabola. The primary factors 
responsible for this shape were the high pass filter on the input stage and the low pass output filter 
across the connected load.  
 In order to determine the source of these attenuations, we first attempted to characterize the 
cutoff frequency for the input stage. Figure 6.1 displays the setup of the AC-coupled audio input on the 
PCB. The input jack is connected through a 1 uF capacitor to the voltage divider formed by R6 and R7. 
The resulting waveform, if measured between the resistors, shows the original input waveform riding on 
a DC offset whose value is determined by the voltage divider. The potentiometer was added to the PCB 
later for troubleshooting purposes so that we could adjust the input offset for the best possible 
performance.  
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Figure 6.1 AC Coupling At Input 
Assuming the resistance of the potentiometer is small, the cutoff frequency of the high-pass RC filter 
formed by C1 and R7 is given by: 
 
 
Thus, we would expect to see significant attenuation of the output amplitude for lower frequencies. This 
phenomenon is clearly visible in the frequency response of the two-level system as shown in Figure 6.2. 
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6.1.1. Two-Level Board  
The gain data for the two-level board is presented in Table 6.1. The supply voltage was set at 
10.4V and the input amplitude was set to 1.00 Vpp. 
Frequency 
[Hz] 
Output 
Amplitude [Vpp] 
Calculated Gain 
[V/V] 
Frequency 
[Hz] 
Output 
Amplitude [Vpp] 
Calculated Gain 
[V/V] 
1 4.52 4.52 4k 14.50 14.50 
10 4.72 4.72 5k 14.00 14.00 
20 8.16 8.16 6k 13.75 15.40 
30 10.70 10.70 7k 12.90 12.90 
40 11.90 11.90 8k 12.90 12.90 
50 12.90 12.90 9k 12.10 12.10 
60 13.45 13.45 10k 11.70 11.70 
70 13.70 13.70 11k 11.40 11.40 
80 14.00 14.00 12k 11.10 11.10 
90 14.20 14.20 13k 10.80 10.80 
100 14.60 14.60 14k 10.40 10.40 
200 15.00 15.00 15k 9.62 9.62 
300 15.20 15.20 16k 9.64 9.64 
400 15.30 15.30 17k 9.32 9.32 
500 15.40 15.40 18k 8.95 8.95 
600 15.20 15.20 19k 8.95 8.95 
700 15.20 15.20 20k 8.52 8.52 
800 15.20 15.20 22k 8.08 8.08 
900 15.20 15.20 24k 7.50 7.50 
1k 15.20 15.20 26k 7.08 7.08 
2k 15.20 15.20 28k 6.56 6.56 
3k 14.80 14.80 30k 6.12 6.12 
 
Table 6.1 Two-level Output Amplitude And Gain vs. Frequency Data 
  
From this table we can extrapolate several bits of information. Firstly, the gain of our system is not 
completely flat within the full range of human hearing. However, if you reduce this further to more 
common hearing ranges the response of our system becomes more even. Next, the frequencies slightly 
out of the audio range (beyond 20 kHz) are still transmitted. This is due to the fact that there is not a 
hard cut off at the output filter. Ideally, there would be no signal beyond 20 kHz passed through the 
system and therefore no energy filtered from the output. This is not a significant audio quality issue, 
however, because frequencies beyond 20 kHz are outside of the typical human hearing range. Another 
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important fact is the location of the peak gain. A maximum peak gain of 15.4 (23.8 dB) was measured at 
500 Hz and 6 kHz.  
 
Figure 6.2 Voltage Gain Frequency Response of Two-level PCB 
 Figure 6.2 shows the parabolic nature of our gain. After approximately 20 kHz (2 104), the gain 
of our system begins to drop off linearly on a logarithmic scale. We believe this is due to the low pass 
filter on the output. It is projected that higher frequencies would continue to drop off even further due 
to the filter. Table 6.2 summarizes the gain data for the two-level amplifier board. 
 
 
1 Hz to 30 kHz 20 Hz to 20 kHz 
Average Gain [V/V] 11.757 12.776 
Peak Gain [V/V] 15.400 15.400 
Table 6.2 Summary of Gain Data for Two-level Board 
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6.1.2. Three-Level Board 
The gain data for the three-level board is presented in Table 6.2. The supply voltage was set at 
10.4V and the input amplitude was set to 1.08 Vpp. 
Frequency 
[Hz] 
Output 
Amplitude 
[Vpp] 
Calculated 
Gain 
[V/V] 
Frequency 
[Hz] 
Output 
Amplitude 
[Vpp] 
Calculated 
Gain 
[V/V] 
1 1.54 1.426 4k 16.2 15.000 
10 14.5 13.426 5k 16.1 14.907 
20 15.3 14.167 6k 16.1 15.000 
30 15.5 14.352 7k 16.1 14.907 
40 15.9 14.722 8k 16.1 14.907 
50 15.9 14.722 9k 16.0 14.815 
60 16.1 14.907 10k 15.8 14.630 
70 16.2 15.000 11k 15.6 14.444 
80 16.2 15.000 12k 15.4 14.259 
90 16.2 15.000 13k 15.1 13.981 
100 16.2 15.000 14k 14.8 13.704 
200 16.2 15.000 15k 14.2 13.148 
300 16.2 15.000 16k 13.9 12.870 
400 16.2 15.000 17k 13.9 12.870 
500 16.2 15.000 18k 13.5 12.500 
600 16.2 15.000 19k 13.1 12.130 
700 16.2 15.000 20k 13.0 12.037 
800 16.2 15.000 22k 12.5 11.574 
900 16.2 15.000 24k 12.0 11.111 
1k 16.2 15.000 26k 11.5 10.648 
2k 16.2 15.000 28k 11.0 10.185 
3k 16.2 15.000 30k 10.3 9.537 
 
Table 6.2 Output Amplitude And Gain vs. Frequency for Three-level PCB 
 The frequency response of the amplifier was greatly improved in the transition from two-level 
PWM to three-level PWM. The gain in the three-level design varies less in the human hearing range than 
the two-level PCB did. The three-level design once again has the same characteristic parabolic shape as 
the two-level. The maximum of gain of 15.00 (23.52 dB) this time occurs for a large range of frequencies 
starting at 70 Hz and ending at 6 kHz.  However, this maximum gain is slightly lower than the maximum 
gain on our two-level design. Figure 6.3 displays the frequency response of the three-level PCB. 
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Figure 6.3 Voltage Gain Frequency Response of Three-level PCB 
 Aside from the predicted effect of the low pass filter on our output and the high pass filter on 
the input, there is very little noticeable variation in the gain. At the upper end of our test range the 
amplitude does begin to drop as expected. This slow drop-off is due to our increase of the filter cutoff to 
30 kHz to further increase the flatness of the gain curve in our operating domain. Table 6.3 summarizes 
the gain data collected for the three-level PCB. 
 
 
Up to 30 kHz Up to 20 kHz 
Average Gain [V/V] 13.679 14.432 
Peak Gain [V/V] 15.000 15.000 
Table 6.3 Summary of Gain Data for Three-level 
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Figure 6.4 shows a comparison between the gains of the two-level and three-level boards. It can 
be seen that for the middle of the audio band, the two boards have approximately the same gain. The 
three-level outperforms the two-level for the bottom and top of the audio band. 
 
 
Figure 6.4 Voltage Gain Frequency Response Comparison 
 
6.2. Output Power 
6.2.1. Calculations and Measurement Methodology 
 As part of our performance testing, we wanted to see how much power our amplifier could 
actually produce. The output power is closely tied to the system gain; the voltage produced across the 
speaker will determine the power output of the system. Two specific equations were used to calculate 
our power values; the power output is estimated by: 
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Where Vrms is the RMS voltage produced across the load. For the input power, we used the values 
displayed on our power supply for supplied voltage and current: 
 
Using these two equations, we can calculate the input and output power of the system and determine 
the real-world efficiency. This is done is Section 6.3. 
One of the implied goals of audio amplifier design is the expectation that the designed system 
will accurately reproduce an input audio signal. This requirement demands an amplifier that is capable 
of amplifying the entire audio spectrum without attenuation or distortion of certain frequencies relative 
to others. We performed a frequency sweep of our system to determine if our system met this criterion. 
With the input amplitude held constant, we recorded the amplitude of the observed output waveform 
at each frequency stop over a wide range of frequency values.  
Based on our supply voltage of 10.4 V, we expected to see a theoretical maximum amplitude of 
20.8 V peak-to-peak across the load, assuming an ideal filter response and neglecting the on-resistance 
of the MOSFETs. With our standard input amplitude of 1 V peak-to-peak, this corresponds to a 
maximum gain of 20.8, or 26.36 dB. Using the 20.8 V maximum output level, we can modify the average 
power equation to calculate the theoretical maximum instantaneous power output: 
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This is not a very conservative value, since it assumes that the MOSFETs have zero resistance, 
that the switching delay is instantaneous, and that no power is lost due to the removal of noise through 
the low-pass filter. It also assumes a perfectly resistive load, which is accurate in our case, since we used 
a “dummy” 8 Ω resistive test load rather than an actual speaker. Figure 6.5 displays our test load, a 
resistor rated for 50 W maximum power dissipation.  
 
Figure 6.5 Test Load Resistor 
 We measured the voltage across the load using a TDS3014B oscilloscope. The power supply 
used for all testing was a Hewlett Packard E3632A DC power supply. The input signal for the frequency 
sweeps was taken from a Hewlett Packard 33120A function generator connected to the boards through 
their 1/8'' audio jacks.  
6.2.2. Two Level Power Testing 
 Our first power test was a frequency sweep of the two-level system to determine how constant 
the power output was over a wide range of frequencies. With a 1 V peak-to-peak input, we recorded the 
output amplitude for a wide range of frequencies in the audio band (1 Hz-20 kHz) and beyond (20 kHz to 
30 kHz). We expected to see the gain of the system decrease sharply near 30 kHz, since this was the 
cutoff value of our filter. Near 1 kHz, the system approaches the ideal gain of 26.36 dB calculated earlier. 
The system also produces its maximum power output in this range.  
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Table 6.4 summarizes the performance characteristics of the two-level board for the 1 Hz-20 kHz 
frequency sweep.  
Average RMS Power 2.616 W 
Peak Power 7.411 W 
Avg. RMS Power Gain 22.128 dB 
Peak Power Gain 23.750 dB 
 Table 6.4 Two-level PWM Power Data 
6.2.3. Three Level Power Testing 
 We also measured the power output and frequency response of the three-level board. Due to 
the part changes made between the three-level and two-level designs, we expected to achieve higher 
performance levels with this board. Specifically, the high-current output filter inductors and more robust 
MOSFETs should allow the power stage of the board to operate at higher voltage levels, thereby raising 
the overall output power of the system. While the two-level PCB was a single-supply power plane, the 
three-level board was split into two power planes and a common ground. With PCB traces allowing for 
approximately 5 A of current, we are able to raise the operating voltage up to 40 V, which gives us a 
theoretical peak power output of: 
 
Which is equivalent to an RMS output power value of 100W.  
We performed the same frequency sweep as the two-level test for the three-level board. Note 
that the supply voltage is equal to that of the two-level board (10.4 V). 
As expected, we observe some attenuation at lower frequencies under 100 Hz. Fortunately, the 
response of the three-level board is much flatter than the two-level board over the audio spectrum, and 
we do not observe attenuation at the high end until approximately 10 kHz.  
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Figure 6.8 shows a comparison of the two-level and three-level output power over the audio 
spectrum. The output power for the two-level board appears to peak just before 1 kHz; for the three-
level board, peak power is near 100 Hz, but the spectrum is flatter overall, and the board lingers close to 
4W constant RMS output for a wide range of frequencies.
 
Figure 6.6 Power Output vs. Frequency Comparison 
Table 6.5 summarizes the power measurements taken for the three-level PWM board. The overall gain 
of the system is greater than that of the two-level board, and we observe a much larger maximum peak 
power output of approximately 8 W as a result.  
   
Average RMS Power 3.81 W 
Peak Power 8.20 W 
Avg. RMS Power Gain 23.19 dB 
Peak Power Gain 23.52 dB 
Table 6.5 PWM Power Data 
 
 Due to the dual power supply design of the three-level PCB, we are able to boost the output 
power of the device by raising the power stage supply voltage independently of the modulator supply 
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voltage. We decided to perform testing on our board at higher voltage levels in order to characterize the 
performance of the device under more stressful operating conditions. Table 6.6 and Figure 6.7 show the 
collected data for the higher-power testing. All data points were taken with a 1V peak-to-peak input at 1 
kHz.  
Supply Voltage [V] 
Output Amplitude 
[Vpp] 
RMS Output Power 
[W] 
Peak Output Power 
[W] 
5 7.2 0.81 1.62 
10 14.2 3.15 6.30 
15 21.8 7.43 14.86 
20 28.6 12.78 25.56 
25 35.4 19.58 39.16 
30 42.8 28.63 57.26 
Table 6.6 High Voltage Power Outputs 
 
Figure 6.7 Plot of High Power Voltage Sweep 
We observe that, at supply voltages near 30 V, our amplifier is capable of delivering more than 50 W 
into an 8 Ω load. We were very pleased with this result, and we feel that this value could be further 
increased by utilizing higher supply voltages.  Unfortunately, the power supply used for our testing was 
unable to deliver more than 30 V to the PCB, and the supply was nearing its maximum allowable current 
output as well. We were also concerned about potentially destroying our PCB or MOSFETs at higher 
voltage levels, especially since we had no spare MOSFETs available if one was destroyed.  
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6.3. Efficiency 
 One of the goals of this project was to design a Class-D amplifier with an overall efficiency of 
greater than 90%. Based on our measurements of the input and output power for each of our boards, 
we were able to calculate the efficiency of our amplifier over the desired frequency range.  
 In order to maximize our efficiency, we needed to understand the major sources of power loss 
in our amplifier. On the power stage, we knew that the on-resistance of the MOSFETs would cause a 
small drop in the voltage supplied to the speaker, resulting in power loss. Therefore, we were careful to 
choose FETs with a small on-resistance whenever possible. The International Rectifier IRDF014 MOSFETs 
used in the two-level design have an on-resistance of 0.2 Ω; for a 10.4 V power supply, this resistance 
yields a loss of 0.65 W from the theoretical peak power value. In the three-level design, the Zetex 
ZXMN4A06 MOSFETs have a smaller on-resistance of 0.05 Ω. The bursts of current used to charge and 
discharge the gate capacitance of the MOSFETs also results in significant loss for our system. We also 
knew that noise in the input signal, once amplified by the PWM system, would be filtered out of the 
output signal by the low-pass filter; the removal of this high-frequency noise represents the removal of 
energy from the system.  
 Once we calculated values for the input and output power, determining the efficiencies was a 
trivial task. The efficiency of the amplifier is given by the ratio of produced output power to consumed 
power: 
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From this equation, we produced efficiency values for both of our amplifier designs. We plotted these 
values versus input frequency as shown in Figure 6.8.
 
Figure 6.8 Efficiency Comparison for Two and Three-level PWM 
The three-level board has better efficiency overall, typically near 85% within the audio band. The two-
level board is also competitive at midrange frequencies.  Table 6.7 displays a summary of the collected 
efficiency data for the two- and three-level amplifiers. The average efficiencies are calculated by 
mathematically averaging the set of data points plotted in Figure 6.8.  
 
Two Level Board 
Efficiency, Average 65.179% 
Efficiency, Peak 77.459% 
Three Level Board 
Efficiency, Average 76.372% 
Efficiency, Peak 85.715% 
 
Table 6.7 Efficiency Comparison Data 
We also wanted to know if our three-level amplifier remained efficient at higher output power levels. 
Based on the data we had previously collected, we calculated the input and output power values for 
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each supply voltage up to 30 V. Figure 6.9 displays the efficiency data calculated for higher supply 
voltage values. 
 
Figure 6.9 Efficiency versus Supply Voltage for 3-Level Amplifier 
We observe that the amplifier performs well under high-load conditions and reaches 90% efficiency for 
supply voltages above 15 V.  
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6.4. Total Harmonic Distortion 
 Total harmonic distortion, or THD, is the ratio of RMS voltage of the harmonics to that of the 
fundamental component [72]. Using the FFT function of the oscilloscope, the voltage levels of the first 
ten harmonics were measured. The THD was calculated using the following equation: 
 
 
6.4.1. Two-Level Board 
 The THD of the two-level PCB was measured for frequencies in the range of 20 Hz to 20 kHz. 
Table 6.8 presents a summary of the data. A complete table of the measured data points is presented in 
Appendix E. 
Frequency [Hz] THD [%] Frequency [Hz] THD [%] 
20 1.126 3000 1.618 
30 1.135 4000 2.013 
40 1.384 5000 2.612 
50 0.994 6000 3.020 
60 1.125 7000 3.038 
70 1.732 8000 2.888 
80 2.202 9000 3.038 
90 2.366 10000 3.365 
100 2.424 11000 3.364 
200 2.378 12000 2.555 
300 2.279 13000 2.852 
400 2.312 14000 2.757 
500 2.161 15000 2.528 
600 2.110 16000 2.303 
700 1.967 17000 2.209 
800 1.966 18000 2.192 
900 1.846 19000 2.001 
1000 1.866 20000 1.810 
2000 1.382   
  
Average THD [%] 2.187 
  
Min THD [%] 0.994 
  
Max THD [%] 3.365 
Table 6.8 Two-level THD Data 
  
                                                          
[72] (Audio Specifications, 2000) 
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The minimum THD for the two-level design was determined to be 0.994%. A plot of the data is 
presented in Figure 6.10. The THD of the two-level PCB was not below our goal of 1% THD for the 
frequency range 20 Hz to 20 kHz.  
 
Figure 6.10 Two-level THD vs. Frequency Plot 
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6.4.2. Three-Level Board 
The THD of the three-level PCB was measured for frequencies in the range of 20 Hz to 20 kHz. 
Table 6.9 presents a summary of the data. A complete table of the measured data points is presented in 
Appendix E. 
Frequency [Hz] THD [%] Frequency [Hz] THD [%] 
20 1.044 3000 0.792 
30 1.054 4000 1.134 
40 0.692 5000 0.884 
50 1.161 6000 1.040 
60 1.114 7000 1.301 
70 1.054 8000 1.797 
80 0.963 9000 1.329 
90 1.185 10000 1.997 
100 1.183 11000 1.204 
200 0.299 12000 1.874 
300 0.871 13000 1.051 
400 0.781 14000 1.958 
500 0.834 15000 1.889 
600 0.878 16000 3.869 
700 0.717 17000 2.569 
800 0.806 18000 2.385 
900 1.102 19000 1.762 
1000 1.275 20000 2.046 
2000 0.649   
  
Average THD [%] 1.312 
  
Min THD [%] 0.299 
  
Max THD [%] 3.869 
Table 6.9 Three-level THD Data 
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The minimum THD for the three-level design was determined to be 0.299%. A plot of the data is 
presented in Figure 6.11. 
 
 
Figure 6.11 Three-level THD vs. Frequency Plot 
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 Figure 6.12 shows the comparison between the THD of two-level and three-level boards. 
Besides the spike at 16 kHz, the three-level outperforms the two-level at almost all frequencies. 
 
Figure 6.12 THD vs. Frequency Comparison Plot 
6.5. Summary of Testing Results  
 Table 6.10 presents the summary of testing results. 
Two Level 
 
Value Frequency [Hz] 
Lowest THD 0.994% 50 
Highest Gain 15.4 500 
Highest Output power 3.7 W 500 
Highest Efficiency 77.46% 500 
Three Level 
 
Value Frequency [Hz] 
Lowest THD 0.299% 200 
Highest Gain 14.75 80, 90, 200-400, 2k 
Highest Output power 4.895 W 80, 90, 200-400, 2k 
Highest Efficiency 85.715% 700 
Table 6.10 Summary of Testing Results 
 The victor in the final performance specifications alternated between the two and three level 
design. However, despite the three-level board’s higher maximum output power and maximum 
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efficiency, the best of our designs was the two-level. This is because fundamentally the three-level 
design failed to output an appropriate audio signal for high-fidelity applications. The distortion present 
in the three-level audio output was not evident when looking at a pure sinusoidal waveform. We believe 
the source of the distortion to be the shifting of the triangle wave; when we forced the three-level 
system to behave as a two level system by removing the shifting operation, the audible distortion was 
eliminated.  
6.5.1. Two-Level Board 
 The two-level PCB did not meet the requirement of 90% or greater efficiency; neither did it 
meet our requirement of less than 1% THD. Our two-level design worked well fundamentally, but lacked 
some of the desired performance characteristics exhibited by the three-level amplifier. During the 
process of testing we isolated several causes of power loss in our system. There was no single source of 
power loss that prevented us from reaching the 90% goal. We feel that it is possible that another PCB 
revision would allow us to reduce the sources of loss and reach  our goal of 90% efficiency. One 
potential source of power loss for the two-level system is the slight DC offset we observed 
superimposed on the output signal. A feedback system, when properly implemented, could improve the 
stability of the output significantly and also potentially boost the power output of the amplifier.  
6.5.2. Three-Level Board 
 The three-level PCB also did not meet the requirement of 90% efficiency at 10.4 V. However, 
with supply voltages over 20V, the board hovers slightly over the 90% mark, with a maximum measured 
value of 91.4% efficiency during 30 V operation. The three-level board improved on the efficiency of the 
two-level board by several percentage points at all frequencies regardless of supply voltage. The three-
level design did meet our THD requirement for a range of frequencies. However, the audible noise 
caused by crossover distortion in the system is too large to make the amplifier feasible for personal use, 
and is a topic for future review.  Many of the same sources of loss in the two-level board still existed on 
the three level. Again, we believe that another PCB revision could result in a higher-performance 
product overall.  
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6.6. Qualitative Testing 
 An important part in the testing of any audio amplifier is the subjective listening tests performed 
by the human ear. One of our important criteria for our final amplifiers was their ability to produce a 
clean, accurate representation of an audio input signal. For each of the PCBs constructed, we used 
various audio sources (such as iPods and computers) to test the quality of the audio output. We hooked 
up one of the speakers located in the NECAMSID lab to the speaker connector on our board. Although 
the speaker happened to have a 6 Ω impedance, we placed a 2 Ω resistance in series to ensure proper 
performance.  
 With music as an input signal, we were able to adjust the potentiometers on the two- and three-
level boards to minimize the amount of noise (hiss) audible from the speaker. For the two-level board, 
the results were nothing short of astounding; the amplifier was capable of reproducing the songs played 
from an iPod with good clarity, clear bass lines, and a powerful midrange. The attenuation observed in 
our quantitative testing at low frequencies did not appear to negatively affect the quality of the low-
frequency portions of the audio signal.  
 The listening tests for the three-level board were not as exciting. While the shifted triangle wave 
can easily follow a sinusoidal input signal up to 20 kHz and beyond, we discovered that there was 
significant noise on the output. Adjustment of the triangle and input offset reference values helped 
eliminate some noise, but a hiss was still perceptible in the output signal. While we would have liked to 
raise the operating voltage of the three-level board to extract a more powerful audio signal, we felt that 
the risk of destroying a fully assembled PCB was not worth further amplification of the noise we were 
hearing.  
 From the listening tests we can conclude that the two-level board seems more promising; 
perhaps a future revision with an added feedback loop and high-voltage power stage design could 
replicate the clean audio signal we heard at much higher power levels. It is also worth noting that the 
three-level board sounded much better for large input amplitudes. Perhaps a pre-amplifier could be 
added to the input stage to boost the system’s audio quality.    
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7. Recommendations 
 One of our main issues in this project was time. We originally set out to design a three-level 
system; however, by the end of B Term we still did not have a final proposed circuit to implement. Our 
solution to this was to develop a two level system and to develop a PCB of that system first. Although 
this endeavor was successful as a learning experience, it also cost us significant amounts of time. From 
that point on we were torn between further development of the two-level system and working on an 
experimental three-level modulator. This did not allow us to properly develop and debug either system. 
If we had concentrated all our time and effort onto one system or the other, it is entirely possible that 
we would have been able to reach all our desired specifications for that particular system. Our 
recommendation to solve this is to focus on one design. We knew our two-level design would work due 
to its simplicity, yet we also wanted to develop a fully functional three level analog PWM system as a 
proof of concept.  
 This rush also led to more problems. At times we were so caught up just trying to get both 
systems to work we overlooked trying to make each system perform better. For example, replacing the 
comparators with a model designed for audio applications could have boosted our performance. If we 
had spent time finding a viable alternative we could have very likely improved our efficiency by several 
percentage points. We recommend performing careful research during component selection, and 
thoroughly investigating any prior art.  
 A third issue which nearly destroyed our three-level design was the necessity of constantly 
updating our schematic. At one point during the prototyping process, we were testing a breadboarded 
circuit and we made a change. This change, however, never made it to the final schematic used to 
design the PCB. The PCB was then manufactured with this error included. This error could have 
potentially made the board useless. Fortunately, we were able to fix the error by performing surgery on 
the board. To solve this error we would recommend not only verifying the PCB design with the current 
schematic but also verifying the PCB design with any breadboarded prototype.  
 We would also like to recommend for future projects that software simulation tools be used 
sparingly. While simulations can be a wonderful tool for circuit design, in reality they often overlook 
inaccuracies and imperfections that have significant impact in the real world. A software simulator is 
only as good as the person using it; without proper knowledge of the simulation software’s methods and 
assumptions, any software simulations performed will be inaccurate at best.  
 As a final recommendation, we would recommend careful calculation and analysis of 
component values in final circuit designs. Trial and error served us well with this project at times; 
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however, often it is worthwhile to spend time to characterize a sub-system and verify its correct 
performance rather than blindly adjusting resistor and capacitor values to achieve the desired 
performance. This is not necessarily difficult to correct if originally forgotten, but it is important to 
remember and can save time in the end.  
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8. Conclusions 
 We believe our project to be a success. Our group designed, constructed, and characterized two 
analog implementations of Class D audio amplifiers, and produced two professional-looking high-density 
printed circuit boards. The three-level PWM board achieved a power output of greater than 57W, more 
than twenty times our original goal. We also achieved a peak efficiency rating of greater than 90% with 
the three-level board. The three-level board also yielded a THD value less than 1% for an open-loop 
design, and three level design sounded good while playing music at high volume levels.  With a feedback 
loop, we feel that both the two and three-level systems could be competitive products in the audio 
amplifier market.  
 One of the major questions we encountered in our project was "Is a two or three level system 
better?" Although we were unable to do a completely equalized head-to-head test between the two 
boards, we feel that a two level system is indeed better suited for audio purposes at this time. The ease 
of implementation for a two-level PWM modulator is a significant advantage, and we feel that multi-
level Class D amplifiers are perhaps best suited to digital modulation schemes such as sigma-delta 
designs with much higher sampling rates.  
 The project required a very strong commitment from the three of us. We would like to thank 
Professor Bitar for helping us along the way and our NECAMSID sponsors for providing the laboratory 
equipment and parts we used through the course of our MQP.   
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D. Maxim Description of Figure 1.17 
Figure 1.17 shows a simplified functional diagram of the MAX9700 filterless modulator topology. 
Unlike the traditional PWM BTL amplifier, each half bridge has its own dedicated comparator, which 
allows each output to be controlled independently. The modulator is driven with a differential audio 
signal and a high-frequency sawtooth waveform. When both comparator outputs are low, each output 
of the Class D amplifier is high. At the same time, the output of the NOR gate goes high, but is delayed 
by the RC circuit formed by RON and CON. Once the delayed output of the NOR gate exceeds a specified 
threshold, switches SW1 and SW2 close. This causes OUT+ and OUT- to go low and remain as such until 
the next sampling period begins. This scheme causes both outputs to be on for a minimum amount of 
time (tON(MIN)), which is set by the values of RON and CON.  
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E. THD Testing Data 
THD Testing: Two-level Board 
    
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 20 4.8 1.738E+00 3.020E+00 
2 40 -40.0 1.000E-02 1.000E-04 
3 60 -37.2 1.380E-02 1.905E-04 
4 80 -43.6 6.607E-03 4.365E-05 
5 100 -46.0 5.012E-03 2.512E-05 
6 120 -58.0 1.259E-03 1.585E-06 
7 140 -48.0 3.981E-03 1.585E-05 
8 160 -58.0 1.259E-03 1.585E-06 
9 180 -54.8 1.820E-03 3.311E-06 
10 200 -58.0 1.259E-03 1.585E-06 
     
THD [%] 1.126 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 30 8.0 2.512E+00 6.310E+00 
2 60 -48.8 3.631E-03 1.318E-05 
3 90 -34.4 1.905E-02 3.631E-04 
4 120 -38.4 1.202E-02 1.445E-04 
5 150 -39.6 1.047E-02 1.096E-04 
6 180 -40.8 9.120E-03 8.318E-05 
7 210 -42.0 7.943E-03 6.310E-05 
8 240 -46.0 5.012E-03 2.512E-05 
9 270 -54.8 1.820E-03 3.311E-06 
10 300 -50.8 2.884E-03 8.318E-06 
     
THD [%] 1.135 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 40 8.8 2.754E+00 7.586E+00 
2 80 -34.0 1.995E-02 3.981E-04 
3 120 -34.0 1.995E-02 3.981E-04 
4 160 -48.8 3.631E-03 1.318E-05 
5 200 -36.4 1.514E-02 2.291E-04 
6 240 -39.6 1.047E-02 1.096E-04 
7 280 -39.6 1.047E-02 1.096E-04 
8 320 -39.6 1.047E-02 1.096E-04 
9 360 -40.8 9.120E-03 8.318E-05 
10 400 -58.0 1.259E-03 1.585E-06 
     
THD [%] 1.384 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 50 9.6 3.020E+00 9.120E+00 
2 100 -50.8 2.884E-03 8.318E-06 
3 150 -44.8 5.754E-03 3.311E-05 
4 200 -40.8 9.120E-03 8.318E-05 
5 250 -33.2 2.188E-02 4.786E-04 
6 300 -41.6 8.318E-03 6.918E-05 
7 350 -40.8 9.120E-03 8.318E-05 
8 400 -40.4 9.550E-03 9.120E-05 
9 450 -43.2 6.918E-03 4.786E-05 
10 500 -52.0 2.512E-03 6.310E-06 
     
THD [%] 0.994 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 60 10.0 3.162E+00 1.000E+01 
2 120 -54.8 1.820E-03 3.311E-06 
3 180 -36.0 1.585E-02 2.512E-04 
4 240 -50.8 2.884E-03 8.318E-06 
5 300 -30.8 2.884E-02 8.318E-04 
6 360 -58.0 1.259E-03 1.585E-06 
7 420 -38.4 1.202E-02 1.445E-04 
8 480 -58.0 1.259E-03 1.585E-06 
9 540 -58.0 1.259E-03 1.585E-06 
10 600 -46.8 4.571E-03 2.089E-05 
     
THD [%] 1.125 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 70 10.0 3.162E+00 1.000E+01 
2 140 -50.8 2.884E-03 8.318E-06 
3 210 -29.2 3.467E-02 1.202E-03 
4 280 -50.8 2.884E-03 8.318E-06 
5 350 -28.0 3.981E-02 1.585E-03 
6 420 -44.0 6.310E-03 3.981E-05 
7 490 -38.4 1.202E-02 1.445E-04 
8 560 -54.8 1.820E-03 3.311E-06 
9 630 -58.0 1.259E-03 1.585E-06 
10 700 -52.0 2.512E-03 6.310E-06 
     
THD [%] 1.732 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 80 10.4 3.311E+00 1.096E+01 
2 160 -46.0 5.012E-03 2.512E-05 
3 240 -25.6 5.248E-02 2.754E-03 
4 320 -44.0 6.310E-03 3.981E-05 
5 400 -26.4 4.786E-02 2.291E-03 
6 480 -46.8 4.571E-03 2.089E-05 
7 560 -37.6 1.318E-02 1.738E-04 
8 640 -58.0 1.259E-03 1.585E-06 
9 720 -58.0 1.259E-03 1.585E-06 
10 800 -50.8 2.884E-03 8.318E-06 
     
THD [%] 2.202 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 90 10.4 3.311E+00 1.096E+01 
2 180 -48.4 3.802E-03 1.445E-05 
3 270 -24.8 5.754E-02 3.311E-03 
4 360 -42.0 7.943E-03 6.310E-05 
5 450 -26.0 5.012E-02 2.512E-03 
6 540 -40.8 9.120E-03 8.318E-05 
7 630 -38.4 1.202E-02 1.445E-04 
8 720 -54.8 1.820E-03 3.311E-06 
9 810 -54.8 1.820E-03 3.311E-06 
10 900 -54.8 1.820E-03 3.311E-06 
     
THD [%] 2.366 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 100 10.4 3.311E+00 1.096E+01 
2 200 -38.0 1.259E-02 1.585E-04 
3 300 -24.8 5.754E-02 3.311E-03 
4 400 -40.8 9.120E-03 8.318E-05 
5 500 -26.0 5.012E-02 2.512E-03 
6 600 -39.2 1.096E-02 1.202E-04 
7 700 -38.4 1.202E-02 1.445E-04 
8 800 -39.6 1.047E-02 1.096E-04 
9 900 -58.0 1.259E-03 1.585E-06 
10 1000 -58.0 1.259E-03 1.585E-06 
     
THD [%] 2.424 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 200 10.4 3.311E+00 1.096E+01 
2 400 -29.2 3.467E-02 1.202E-03 
3 600 -26.4 4.786E-02 2.291E-03 
4 800 -37.2 1.380E-02 1.905E-04 
5 1000 -26.8 4.571E-02 2.089E-03 
6 1200 -50.0 3.162E-03 1.000E-05 
7 1400 -47.4 4.266E-03 1.820E-05 
8 1600 -50.8 2.884E-03 8.318E-06 
9 1800 -35.4 1.698E-02 2.884E-04 
10 2000 -40.0 1.000E-02 1.000E-04 
     
THD [%] 2.378 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 300 10.4 3.311E+00 1.096E+01 
2 600 -29.2 3.467E-02 1.202E-03 
3 900 -28.0 3.981E-02 1.585E-03 
4 1200 -37.6 1.318E-02 1.738E-04 
5 1500 -26.4 4.786E-02 2.291E-03 
6 1800 -53.2 2.188E-03 4.786E-06 
7 2100 -40.0 1.000E-02 1.000E-04 
8 2400 -53.6 2.089E-03 4.365E-06 
9 2700 -36.0 1.585E-02 2.512E-04 
10 3000 -40.8 9.120E-03 8.318E-05 
     
THD [%] 2.279 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 400 10.4 3.311E+00 1.096E+01 
2 800 -29.2 3.467E-02 1.202E-03 
3 1200 -27.2 4.365E-02 1.905E-03 
4 1600 -38.0 1.259E-02 1.585E-04 
5 2000 -26.4 4.786E-02 2.291E-03 
6 2400 -55.0 1.778E-03 3.162E-06 
7 2800 -40.8 9.120E-03 8.318E-05 
8 3200 -54.0 1.995E-03 3.981E-06 
9 3600 -38.4 1.202E-02 1.445E-04 
10 4000 -41.6 8.318E-03 6.918E-05 
     
THD [%] 2.312 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 500 10.4 3.311E+00 1.096E+01 
2 1000 -29.6 3.311E-02 1.096E-03 
3 1500 -29.2 3.467E-02 1.202E-03 
4 2000 -38.0 1.259E-02 1.585E-04 
5 2500 -26.4 4.786E-02 2.291E-03 
6 3000 -50.8 2.884E-03 8.318E-06 
7 3500 -46.4 4.786E-03 2.291E-05 
8 4000 -56.0 1.585E-03 2.512E-06 
9 4500 -35.6 1.660E-02 2.754E-04 
10 5000 -42.0 7.943E-03 6.310E-05 
     
THD [%] 2.161 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 600 10.4 3.311E+00 1.096E+01 
2 1200 -30.0 3.162E-02 1.000E-03 
3 1800 -29.6 3.311E-02 1.096E-03 
4 2400 -42.0 7.943E-03 6.310E-05 
5 3000 -26.0 5.012E-02 2.512E-03 
6 3600 -50.0 3.162E-03 1.000E-05 
7 4200 -41.6 8.318E-03 6.918E-05 
8 4800 -58.8 1.148E-03 1.318E-06 
9 5400 -40.4 9.550E-03 9.120E-05 
10 6000 -44.0 6.310E-03 3.981E-05 
     
THD [%] 2.110 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 700 10.4 3.311E+00 1.096E+01 
2 1400 -30.0 3.162E-02 1.000E-03 
3 2100 -31.2 2.754E-02 7.586E-04 
4 2800 -38.8 1.148E-02 1.318E-04 
5 3500 -26.8 4.571E-02 2.089E-03 
6 4200 -49.2 3.467E-03 1.202E-05 
7 4900 -51.2 2.754E-03 7.586E-06 
8 5600 -60.0 1.000E-03 1.000E-06 
9 6300 -36.4 1.514E-02 2.291E-04 
10 7000 -48.4 3.802E-03 1.445E-05 
     
THD [%] 1.967 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 800 10.4 3.311E+00 1.096E+01 
2 1600 -30.4 3.020E-02 9.120E-04 
3 2400 -33.6 2.089E-02 4.365E-04 
4 3200 -38.8 1.148E-02 1.318E-04 
5 4000 -26.0 5.012E-02 2.512E-03 
6 4800 -48.0 3.981E-03 1.585E-05 
7 5600 -41.2 8.710E-03 7.586E-05 
8 6400 -63.2 6.918E-04 4.786E-07 
9 7200 -38.4 1.202E-02 1.445E-04 
10 8000 -50.8 2.884E-03 8.318E-06 
     
THD [%] 1.966 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 900 10.4 3.311E+00 1.096E+01 
2 1800 -30.4 3.020E-02 9.120E-04 
3 2700 -32.4 2.399E-02 5.754E-04 
4 3600 -38.8 1.148E-02 1.318E-04 
5 4500 -27.2 4.365E-02 1.905E-03 
6 5400 -47.2 4.365E-03 1.905E-05 
7 6300 -53.6 2.089E-03 4.365E-06 
8 7200 -57.2 1.380E-03 1.905E-06 
9 8100 -37.6 1.318E-02 1.738E-04 
10 9000 -48.4 3.802E-03 1.445E-05 
     
THD [%] 1.846 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 1000 10.4 3.311E+00 1.096E+01 
2 2000 -31.8 2.570E-02 6.607E-04 
3 3000 -33.6 2.089E-02 4.365E-04 
4 4000 -39.6 1.047E-02 1.096E-04 
5 5000 -26.4 4.786E-02 2.291E-03 
6 6000 -46.0 5.012E-03 2.512E-05 
7 7000 -42.4 7.586E-03 5.754E-05 
8 8000 -57.2 1.380E-03 1.905E-06 
9 9000 -36.8 1.445E-02 2.089E-04 
10 10000 -46.0 5.012E-03 2.512E-05 
     
THD [%] 1.866 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 2000 10.0 3.162E+00 1.000E+01 
2 4000 -32.4 2.399E-02 5.754E-04 
3 6000 -40.0 1.000E-02 1.000E-04 
4 8000 -46.4 4.786E-03 2.291E-05 
5 10000 -30.0 3.162E-02 1.000E-03 
6 12000 -47.6 4.169E-03 1.738E-05 
7 14000 -46.0 5.012E-03 2.512E-05 
8 16000 -41.6 8.318E-03 6.918E-05 
9 18000 -42.0 7.943E-03 6.310E-05 
10 20000 -44.4 6.026E-03 3.631E-05 
     
THD [%] 1.382 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 3000 10.0 3.162E+00 1.000E+01 
2 6000 -34.0 1.995E-02 3.981E-04 
3 9000 -28.8 3.631E-02 1.318E-03 
4 12000 -38.0 1.259E-02 1.585E-04 
5 15000 -32.0 2.512E-02 6.310E-04 
6 18000 -41.6 8.318E-03 6.918E-05 
7 21000 -49.2 3.467E-03 1.202E-05 
8 24000 -48.0 3.981E-03 1.585E-05 
9 27000 -49.2 3.467E-03 1.202E-05 
10 30000 -57.2 1.380E-03 1.905E-06 
     
THD [%] 1.618 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 4000 9.6 3.020E+00 9.120E+00 
2 8000 -37.2 1.380E-02 1.905E-04 
3 12000 -25.6 5.248E-02 2.754E-03 
4 16000 -36.4 1.514E-02 2.291E-04 
5 20000 -34.4 1.905E-02 3.631E-04 
6 24000 -38.4 1.202E-02 1.445E-04 
7 28000 -63.2 6.918E-04 4.786E-07 
8 32000 -53.2 2.188E-03 4.786E-06 
9 36000 -50.0 3.162E-03 1.000E-05 
10 40000 -63.2 6.918E-04 4.786E-07 
     
THD [%] 2.013 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 5000 9.2 2.884E+00 8.318E+00 
2 10000 -38.4 1.202E-02 1.445E-04 
3 15000 -23.2 6.918E-02 4.786E-03 
4 20000 -35.2 1.738E-02 3.020E-04 
5 25000 -35.2 1.738E-02 3.020E-04 
6 30000 -42.8 7.244E-03 5.248E-05 
7 35000 -48.0 3.981E-03 1.585E-05 
8 40000 -44.0 6.310E-03 3.981E-05 
9 45000 -46.0 5.012E-03 2.512E-05 
10 50000 -51.2 2.754E-03 7.586E-06 
     
THD [%] 2.612 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 6000 9.2 2.884E+00 8.318E+00 
2 12000 -35.2 1.738E-02 3.020E-04 
3 18000 -21.6 8.318E-02 6.918E-03 
4 24000 -40.0 1.000E-02 1.000E-04 
5 30000 -36.4 1.514E-02 2.291E-04 
6 36000 -60.0 1.000E-03 1.000E-06 
7 42000 -54.0 1.995E-03 3.981E-06 
8 48000 -50.8 2.884E-03 8.318E-06 
9 54000 -46.8 4.571E-03 2.089E-05 
10 60000 -57.2 1.380E-03 1.905E-06 
     
THD [%] 3.020 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 7000 8.8 2.754E+00 7.586E+00 
2 14000 -33.6 2.089E-02 4.365E-04 
3 21000 -22.0 7.943E-02 6.310E-03 
4 28000 -44.4 6.026E-03 3.631E-05 
5 35000 -37.6 1.318E-02 1.738E-04 
6 42000 -47.2 4.365E-03 1.905E-05 
7 49000 -48.4 3.802E-03 1.445E-05 
8 56000 -60.0 1.000E-03 1.000E-06 
9 63000 -50.0 3.162E-03 1.000E-05 
10 70000 -56.0 1.585E-03 2.512E-06 
     
THD [%] 3.038 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 8000 8.4 2.630E+00 6.918E+00 
2 16000 -31.2 2.754E-02 7.586E-04 
3 24000 -23.2 6.918E-02 4.786E-03 
4 32000 -57.2 1.380E-03 1.905E-06 
5 40000 -37.2 1.380E-02 1.905E-04 
6 48000 -50.8 2.884E-03 8.318E-06 
7 56000 -49.2 3.467E-03 1.202E-05 
8 64000 -50.8 2.884E-03 8.318E-06 
9 72000 -60.0 1.000E-03 1.000E-06 
10 80000 -54.0 1.995E-03 3.981E-06 
     
THD [%] 2.888 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 9000 8.4 2.630E+00 6.918E+00 
2 18000 -30.0 3.162E-02 1.000E-03 
3 27000 -22.8 7.244E-02 5.248E-03 
4 36000 -50.0 3.162E-03 1.000E-05 
5 45000 -39.6 1.047E-02 1.096E-04 
6 54000 -53.2 2.188E-03 4.786E-06 
7 63000 -60.0 1.000E-03 1.000E-06 
8 72000 -52.0 2.512E-03 6.310E-06 
9 81000 -56.0 1.585E-03 2.512E-06 
10 90000 -56.0 1.585E-03 2.512E-06 
     
THD [%] 3.038 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 10000 8.0 2.512E+00 6.310E+00 
2 20000 -27.6 4.169E-02 1.738E-03 
3 30000 -22.8 7.244E-02 5.248E-03 
4 40000 -56.0 1.585E-03 2.512E-06 
5 50000 -38.8 1.148E-02 1.318E-04 
6 60000 -51.2 2.754E-03 7.586E-06 
7 70000 -48.8 3.631E-03 1.318E-05 
8 80000 -60.0 1.000E-03 1.000E-06 
9 90000 -63.2 6.918E-04 4.786E-07 
10 100000 -56.0 1.585E-03 2.512E-06 
     
THD [%] 3.365 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 11000 7.6 2.399E+00 5.754E+00 
2 22000 -26.0 5.012E-02 2.512E-03 
3 33000 -24.0 6.310E-02 3.981E-03 
4 44000 -53.2 2.188E-03 4.786E-06 
5 55000 -54.0 1.995E-03 3.981E-06 
6 66000 -56.0 1.585E-03 2.512E-06 
7 77000 -53.2 2.188E-03 4.786E-06 
8 88000 -63.2 6.918E-04 4.786E-07 
9 99000 -56.0 1.585E-03 2.512E-06 
10 110000 -60.0 1.000E-03 1.000E-06 
     
THD [%] 3.364 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 12000 7.2 2.291E+00 5.248E+00 
2 24000 -52.0 2.512E-03 6.310E-06 
3 36000 -24.8 5.754E-02 3.311E-03 
4 48000 -46.0 5.012E-03 2.512E-05 
5 60000 -41.6 8.318E-03 6.918E-05 
6 72000 -50.0 3.162E-03 1.000E-05 
7 84000 -63.2 6.918E-04 4.786E-07 
8 96000 -66.0 5.012E-04 2.512E-07 
9 108000 -56.0 1.585E-03 2.512E-06 
10 120000 -60.0 1.000E-03 1.000E-06 
     
THD [%] 2.555 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 13000 6.8 2.188E+00 4.786E+00 
2 26000 -30.8 2.884E-02 8.318E-04 
3 39000 -25.2 5.495E-02 3.020E-03 
4 52000 -53.6 2.089E-03 4.365E-06 
5 65000 -48.0 3.981E-03 1.585E-05 
6 78000 -63.2 6.918E-04 4.786E-07 
7 91000 -48.0 3.981E-03 1.585E-05 
8 104000 -60.0 1.000E-03 1.000E-06 
9 117000 -56.0 1.585E-03 2.512E-06 
10 130000 -60.0 1.000E-03 1.000E-06 
     
THD [%] 2.852 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 14000 6.8 2.188E+00 4.786E+00 
2 28000 -32.4 2.399E-02 5.754E-04 
3 42000 -25.2 5.495E-02 3.020E-03 
4 56000 -63.2 6.918E-04 4.786E-07 
5 70000 -44.8 5.754E-03 3.311E-05 
6 84000 -52.0 2.512E-03 6.310E-06 
7 98000 -63.2 6.918E-04 4.786E-07 
8 112000 -60.0 1.000E-03 1.000E-06 
9 126000 -63.2 6.918E-04 4.786E-07 
10 140000 -63.2 6.918E-04 4.786E-07 
     
THD [%] 2.757 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 15000 6.4 2.089E+00 4.365E+00 
2 30000 -33.2 2.188E-02 4.786E-04 
3 45000 -26.4 4.786E-02 2.291E-03 
4 60000 -52.0 2.512E-03 6.310E-06 
5 75000 -51.2 2.754E-03 7.586E-06 
6 90000 -63.2 6.918E-04 4.786E-07 
7 105000 -56.0 1.585E-03 2.512E-06 
8 120000 -60.0 1.000E-03 1.000E-06 
9 135000 -63.2 6.918E-04 4.786E-07 
10 150000 -60.0 1.000E-03 1.000E-06 
     
THD [%] 2.528 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 16000 6.0 1.995E+00 3.981E+00 
2 32000 -34.8 1.820E-02 3.311E-04 
3 48000 -27.6 4.169E-02 1.738E-03 
4 64000 -53.6 2.089E-03 4.365E-06 
5 80000 -46.0 5.012E-03 2.512E-05 
6 96000 -52.0 2.512E-03 6.310E-06 
7 112000 -54.0 1.995E-03 3.981E-06 
8 128000 -63.2 6.918E-04 4.786E-07 
9 144000 -63.2 6.918E-04 4.786E-07 
10 160000 -60.0 1.000E-03 1.000E-06 
     
THD [%] 2.303 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 17000 6.0 1.995E+00 3.981E+00 
2 34000 -37.2 1.380E-02 1.905E-04 
3 51000 -27.6 4.169E-02 1.738E-03 
4 68000 -57.2 1.380E-03 1.905E-06 
5 85000 -50.4 3.020E-03 9.120E-06 
6 102000 -63.2 6.918E-04 4.786E-07 
7 119000 -60.0 1.000E-03 1.000E-06 
8 136000 -63.2 6.918E-04 4.786E-07 
9 153000 -60.0 1.000E-03 1.000E-06 
10 170000 -63.2 6.918E-04 4.786E-07 
     
THD [%] 2.209 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 18000 5.6 1.905E+00 3.631E+00 
2 36000 -38.8 1.148E-02 1.318E-04 
3 54000 -28.0 3.981E-02 1.585E-03 
4 72000 -53.2 2.188E-03 4.786E-06 
5 90000 -47.6 4.169E-03 1.738E-05 
6 108000 -63.2 6.918E-04 4.786E-07 
7 126000 -63.2 6.918E-04 4.786E-07 
8 144000 -56.0 1.585E-03 2.512E-06 
9 162000 -63.2 6.918E-04 4.786E-07 
10 180000 -60.0 1.000E-03 1.000E-06 
     
THD [%] 2.192 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 19000 5.2 1.820E+00 3.311E+00 
2 38000 -39.6 1.047E-02 1.096E-04 
3 57000 -29.2 3.467E-02 1.202E-03 
4 76000 -57.2 1.380E-03 1.905E-06 
5 95000 -52.0 2.512E-03 6.310E-06 
6 114000 -63.2 6.918E-04 4.786E-07 
7 133000 -56.0 1.585E-03 2.512E-06 
8 152000 -57.2 1.380E-03 1.905E-06 
9 171000 -60.0 1.000E-03 1.000E-06 
10 190000 -63.2 6.918E-04 4.786E-07 
     
THD [%] 2.001 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 20000 5.2 1.820E+00 3.311E+00 
2 40000 -38.8 1.148E-02 1.318E-04 
3 60000 -30.4 3.020E-02 9.120E-04 
4 80000 -60.0 1.000E-03 1.000E-06 
5 100000 -46.0 5.012E-03 2.512E-05 
6 120000 -56.0 1.585E-03 2.512E-06 
7 140000 -53.2 2.188E-03 4.786E-06 
8 160000 -63.2 6.918E-04 4.786E-07 
9 180000 -53.6 2.089E-03 4.365E-06 
10 200000 -56.0 1.585E-03 2.512E-06 
     
THD [%] 1.810 
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THD Testing: Three-level Board 
    
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 20 15.2 5.754E+00 3.311E+01 
2 40 -33.6 2.089E-02 4.365E-04 
3 60 -29.6 3.311E-02 1.096E-03 
4 80 -31.2 2.754E-02 7.586E-04 
5 100 -28.8 3.631E-02 1.318E-03 
     
THD [%] 1.044 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 30 15.2 5.754E+00 3.311E+01 
2 60 -30.0 3.162E-02 1.000E-03 
3 90 -26.8 4.571E-02 2.089E-03 
4 120 -34.4 1.905E-02 3.631E-04 
5 150 -36.4 1.514E-02 2.291E-04 
     
THD [%] 1.054 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 40 14.8 5.495E+00 3.020E+01 
2 80 -34.0 1.995E-02 3.981E-04 
3 120 -30.4 3.020E-02 9.120E-04 
4 160 -42.8 7.244E-03 5.248E-05 
5 200 -40.8 9.120E-03 8.318E-05 
     
THD [%] 0.692 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 50 15.6 6.026E+00 3.631E+01 
2 100 -30.0 3.162E-02 1.000E-03 
3 150 -28.4 3.802E-02 1.445E-03 
4 200 -30.0 3.162E-02 1.000E-03 
5 250 -28.4 3.802E-02 1.445E-03 
     
THD [%] 1.161 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 60 15.2 5.754E+00 3.311E+01 
2 120 -31.6 2.630E-02 6.918E-04 
3 180 -28.8 3.631E-02 1.318E-03 
4 240 -34.4 1.905E-02 3.631E-04 
5 300 -27.6 4.169E-02 1.738E-03 
     
THD [%] 1.114 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 70 15.6 6.026E+00 3.631E+01 
2 140 -31.2 2.754E-02 7.586E-04 
3 210 -28.4 3.802E-02 1.445E-03 
4 280 -30.8 2.884E-02 8.318E-04 
5 350 -30.0 3.162E-02 1.000E-03 
     
THD [%] 1.054 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 80 15.6 6.026E+00 3.631E+01 
2 160 -32.8 2.291E-02 5.248E-04 
3 240 -28.4 3.802E-02 1.445E-03 
4 320 -34.0 1.995E-02 3.981E-04 
5 400 -30.0 3.162E-02 1.000E-03 
     
THD [%] 0.963 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 90 15.6 6.026E+00 3.631E+01 
2 180 -32.8 2.291E-02 5.248E-04 
3 270 -26.8 4.571E-02 2.089E-03 
4 360 -34.0 1.995E-02 3.981E-04 
5 450 -26.8 4.571E-02 2.089E-03 
     
THD [%] 1.185 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 100 15.6 6.026E+00 3.631E+01 
2 200 -30.4 3.020E-02 9.120E-04 
3 300 -28.4 3.802E-02 1.445E-03 
4 400 -36.8 1.445E-02 2.089E-04 
5 500 -26.0 5.012E-02 2.512E-03 
     
THD [%] 1.183 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 200 15.6 6.026E+00 3.631E+01 
2 400 -42.8 7.244E-03 5.248E-05 
3 600 -36.8 1.445E-02 2.089E-04 
4 800 -50.0 3.162E-03 1.000E-05 
5 1000 -42.8 7.244E-03 5.248E-05 
     
THD [%] 0.299 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 300 15.6 6.026E+00 3.631E+01 
2 600 -34.8 1.820E-02 3.311E-04 
3 900 -26.8 4.571E-02 2.089E-03 
4 1200 -40.8 9.120E-03 8.318E-05 
5 1500 -36.0 1.585E-02 2.512E-04 
     
THD [%] 0.871 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 400 15.6 6.026E+00 3.631E+01 
2 800 -32.8 2.291E-02 5.248E-04 
3 1200 -28.4 3.802E-02 1.445E-03 
4 1600 -36.8 1.445E-02 2.089E-04 
5 2000 -44.4 6.026E-03 3.631E-05 
     
THD [%] 0.781 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 500 15.6 6.026E+00 3.631E+01 
2 1000 -34.8 1.820E-02 3.311E-04 
3 1500 -30.0 3.162E-02 1.000E-03 
4 2000 -33.6 2.089E-02 4.365E-04 
5 2500 -31.2 2.754E-02 7.586E-04 
     
THD [%] 0.834 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 600 15.2 5.754E+00 3.311E+01 
2 1200 -34.8 1.820E-02 3.311E-04 
3 1800 -39.6 1.047E-02 1.096E-04 
4 2400 -32.8 2.291E-02 5.248E-04 
5 3000 -28.0 3.981E-02 1.585E-03 
     
THD [%] 0.878 
   
     
  
144 
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 700 15.6 6.026E+00 3.631E+01 
2 1400 -32.8 2.291E-02 5.248E-04 
3 2100 -36.0 1.585E-02 2.512E-04 
4 2800 -34.0 1.995E-02 3.981E-04 
5 3500 -31.6 2.630E-02 6.918E-04 
     
THD [%] 0.717 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 800 15.2 5.754E+00 3.311E+01 
2 1600 -34.8 1.820E-02 3.311E-04 
3 2400 -28.4 3.802E-02 1.445E-03 
4 3200 -34.8 1.820E-02 3.311E-04 
5 4000 -43.6 6.607E-03 4.365E-05 
     
THD [%] 0.806 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 900 15.2 5.754E+00 3.311E+01 
2 1800 -34.0 1.995E-02 3.981E-04 
3 2700 -26.8 4.571E-02 2.089E-03 
4 3600 -33.6 2.089E-02 4.365E-04 
5 4500 -29.6 3.311E-02 1.096E-03 
     
THD [%] 1.102 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 1000 15.6 6.026E+00 3.631E+01 
2 2000 -34.8 1.820E-02 3.311E-04 
3 3000 -26.4 4.786E-02 2.291E-03 
4 4000 -32.8 2.291E-02 5.248E-04 
5 5000 -25.6 5.248E-02 2.754E-03 
     
THD [%] 1.275 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 2000 15.2 5.754E+00 3.311E+01 
2 4000 -36.8 1.445E-02 2.089E-04 
3 6000 -31.6 2.630E-02 6.918E-04 
4 8000 -37.2 1.380E-02 1.905E-04 
5 10000 -35.2 1.738E-02 3.020E-04 
     
THD [%] 0.649 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 3000 15.2 5.754E+00 3.311E+01 
2 6000 -32.8 2.291E-02 5.248E-04 
3 9000 -40.0 1.000E-02 1.000E-04 
4 12000 -36.0 1.585E-02 2.512E-04 
5 15000 -29.2 3.467E-02 1.202E-03 
     
THD [%] 0.792 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 4000 15.2 5.754E+00 3.311E+01 
2 8000 -28.4 3.802E-02 1.445E-03 
3 12000 -30.0 3.162E-02 1.000E-03 
4 16000 -36.4 1.514E-02 2.291E-04 
5 20000 -28.0 3.981E-02 1.585E-03 
     
THD [%] 1.134 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 5000 15.2 5.754E+00 3.311E+01 
2 10000 -33.2 2.188E-02 4.786E-04 
3 15000 -29.6 3.311E-02 1.096E-03 
4 20000 -36.0 1.585E-02 2.512E-04 
5 25000 -31.2 2.754E-02 7.586E-04 
     
THD [%] 0.884 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 6000 15.2 5.754E+00 3.311E+01 
2 12000 -36.8 1.445E-02 2.089E-04 
3 18000 -25.2 5.495E-02 3.020E-03 
4 24000 -36.8 1.445E-02 2.089E-04 
5 30000 -38.4 1.202E-02 1.445E-04 
     
THD [%] 1.040 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 7000 15.2 5.754E+00 3.311E+01 
2 14000 -36.0 1.585E-02 2.512E-04 
3 21000 -24.0 6.310E-02 3.981E-03 
4 28000 -35.6 1.660E-02 2.754E-04 
5 35000 -29.6 3.311E-02 1.096E-03 
     
THD [%] 1.301 
   
     
  
146 
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 8000 15.2 5.754E+00 3.311E+01 
2 16000 -32.0 2.512E-02 6.310E-04 
3 24000 -22.0 7.943E-02 6.310E-03 
4 32000 -30.0 3.162E-02 1.000E-03 
5 40000 -25.6 5.248E-02 2.754E-03 
     
THD [%] 1.797 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 9000 15.2 5.754E+00 3.311E+01 
2 18000 -31.6 2.630E-02 6.918E-04 
3 27000 -24.4 6.026E-02 3.631E-03 
4 36000 -30.0 3.162E-02 1.000E-03 
5 45000 -32.8 2.291E-02 5.248E-04 
     
THD [%] 1.329 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 10000 14.4 5.248E+00 2.754E+01 
2 20000 -34.0 1.995E-02 3.981E-04 
3 30000 -21.6 8.318E-02 6.918E-03 
4 40000 -30.4 3.020E-02 9.120E-04 
5 50000 -25.6 5.248E-02 2.754E-03 
     
THD [%] 1.997 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 11000 14.0 5.012E+00 2.512E+01 
2 22000 -36.8 1.445E-02 2.089E-04 
3 33000 -26.0 5.012E-02 2.512E-03 
4 44000 -32.8 2.291E-02 5.248E-04 
5 55000 -34.0 1.995E-02 3.981E-04 
     
THD [%] 1.204 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 12000 14.8 5.495E+00 3.020E+01 
2 24000 -33.6 2.089E-02 4.365E-04 
3 36000 -40.6 9.333E-03 8.710E-05 
4 48000 -21.6 8.318E-02 6.918E-03 
5 60000 -25.0 5.623E-02 3.162E-03 
     
THD [%] 1.874 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 13000 14.4 5.248E+00 2.754E+01 
2 26000 -30.0 3.162E-02 1.000E-03 
3 39000 -36.8 1.445E-02 2.089E-04 
4 52000 -30.0 3.162E-02 1.000E-03 
5 65000 -30.8 2.884E-02 8.318E-04 
     
THD [%] 1.051 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 14000 14.4 5.248E+00 2.754E+01 
2 28000 -25.2 5.495E-02 3.020E-03 
3 42000 -21.6 8.318E-02 6.918E-03 
4 56000 -32.8 2.291E-02 5.248E-04 
5 70000 -40.0 1.000E-02 1.000E-04 
     
THD [%] 1.958 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 15000 14.4 5.248E+00 2.754E+01 
2 30000 -22.0 7.943E-02 6.310E-03 
3 45000 -31.0 2.818E-02 7.943E-04 
4 60000 -26.8 4.571E-02 2.089E-03 
5 75000 -32.0 2.512E-02 6.310E-04 
     
THD [%] 1.889 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 16000 14.4 5.248E+00 2.754E+01 
2 32000 -15.6 1.660E-01 2.754E-02 
3 48000 -19.6 1.047E-01 1.096E-02 
4 64000 -26.8 4.571E-02 2.089E-03 
5 80000 -32.0 2.512E-02 6.310E-04 
     
THD [%] 3.869 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 17000 14.0 5.012E+00 2.512E+01 
2 34000 -18.4 1.202E-01 1.445E-02 
3 51000 -29.2 3.467E-02 1.202E-03 
4 68000 -31.2 2.754E-02 7.586E-04 
5 85000 -38.0 1.259E-02 1.585E-04 
     
THD [%] 2.569 
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Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 18000 14.0 5.012E+00 2.512E+01 
2 36000 -20.0 1.000E-01 1.000E-02 
3 54000 -24.0 6.310E-02 3.981E-03 
4 72000 -36.8 1.445E-02 2.089E-04 
5 90000 -40.0 1.000E-02 1.000E-04 
     
THD [%] 2.385 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 19000 14.0 5.012E+00 2.512E+01 
2 38000 -22.4 7.586E-02 5.754E-03 
3 57000 -30.0 3.162E-02 1.000E-03 
4 76000 -30.0 3.162E-02 1.000E-03 
5 95000 -44.0 6.310E-03 3.981E-05 
     
THD [%] 1.762 
   
     
Harmonic Frequency [Hz] Vrms [dB] Vrms [V] Vrms
2 [V] 
1 20000 13.6 4.786E+00 2.291E+01 
2 40000 -23.2 6.918E-02 4.786E-03 
3 60000 -24.0 6.310E-02 3.981E-03 
4 80000 -32.8 2.291E-02 5.248E-04 
5 100000 -35.2 1.738E-02 3.020E-04 
     
THD [%] 2.046 
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F. Project Expenses 
Date Vendor 
Vendor 
Order # 
Description 
Ordered 
by 
Cost Shipping Subtotal 
11/28/2007 Digikey 20958202 
Parts: FETs, driver/ 
Op-amp ICs 
John 
Durst 
$54.92 $13.52 $68.44 
12/12/2007 Digikey 21051705 MOSFETs, resistors Justin Cox $22.97 $13.63 $36.60 
1/16/2008 Digikey 21233967 
Parts: OP-AMPs, 
inductors, connectors 
Jayce 
Silvia 
$59.69 $14.94 $74.63 
1/28/2008 Digikey 21309966 
Parts: OP-AMPs, driver 
ICs, connectors 
Justin Cox $55.59 $16.91 $72.50 
2/6/2008 
Advanced 
Circuits 
54950 2-Level PWM PCB (x5) Justin Cox $264.00 $31.09 $295.09 
2/11/2008 Digikey 21400376 
SMT ICs, resistors, 
capacitors, connectors 
Jayce 
Silvia 
$254.62 $20.31 $274.93 
2/19/2008 
Advanced 
Circuits 
443286 3-Level PWM PCB (x5) 
Stephen J. 
Bitar 
$264.00 $31.09 $295.09 
2/22/2008 Mouser 2071552 
Low ESR caps, inverters, 
jacks 
Jayce 
Silvia 
$42.00 $18.47 $60.47 
      
Total $1,177.75 
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G.  Part Datasheets 
The following section includes datasheets for all parts used in our amplifier designs.  
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